Events

IEEE Congress on Evolutionary Computation

Trondheim 18.-21.5.2009

Programme Committee (members from FIT)

Bidlo Michal, Ing., Ph.D., UPSY FIT VUT
Sekanina Lukáš, prof. Ing., Ph.D., UPSY FIT VUT
Schwarz Josef, doc. Ing., CSc., UPSY FIT VUT

Selected publications

2009BIDLO Michal and VAŠÍČEK Zdeněk. Investigating Gate-Level Evolutionary Development of Combinational Multipliers Using Enhanced Cellular Automata-Based Model. In: Proc. of 2009 IEEE Congress on Evolutionary Computation. NA: IEEE Computational Intelligence Society, 2009, pp. 2241-2248. ISBN 978-1-4244-2958-5.
 GAJDA Zbyšek and SEKANINA Lukáš. Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming. In: Proc. of 2009 IEEE Congress on Evolutionary Computation. NA: IEEE Computational Intelligence Society, 2009, pp. 1599-1604. ISBN 978-1-4244-2958-5.
 JAROŠ Jiří and SCHWARZ Josef. Parallel BMDA with an Aggregation of Probability Models. In: Proceeding of 2009 IEEE Congress on Evolutionary Computation. Trondheim: IEEE Computational Intelligence Society, 2009, pp. 1683-1690. ISBN 978-1-4244-2959-2.

Your IPv4 address: 54.224.50.28
Switch to IPv6 connection

DNSSEC [dnssec]