Events

21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2018

Hotel NH Budapest City, Budapešť 25.-27.4.2018

Programme Committee (members from FIT)

Růžička Richard, doc. Ing., Ph.D., MBA, UPSY FIT VUT
Sekanina Lukáš, prof. Ing., Ph.D., UPSY FIT VUT
Zachariášová Marcela, Ing., Ph.D., UPSY FIT VUT

Selected publications

2018PODIVÍNSKÝ Jakub, LOJDA Jakub and KOTÁSEK Zdeněk. FPGA-based Robot Controller: An Experimental Evaluation of Fault Tolerance Properties. In: INFORMAL PROCEEDINGS 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems. Budapešť, 2018, pp. 9-12.
 ČEKAN Ondřej and KOTÁSEK Zdeněk. Random Test Generation Through a Probabilistic Constrained Grammar. In: INFORMAL PROCEEDINGS 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems. Budapešť, 2018, pp. 5-8.

Your IPv4 address: 3.226.251.81
Switch to https