Events

Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000

Smolenice, Slovakia 2000

Selected publications

2000KOTÁSEK Zdeněk and RŮŽIČKA Richard. Behavioral Analysis for Testability on VHDL Source File. In: Proceedings of Design and Diagnostics of Electronic Circuits and Systems Workshopsborník konference IEEE DDECS. Bratislava: Slovak Academy of Science, 2000, pp. 209-212. ISBN 80-968320-3.
 SEKANINA Lukáš and DRÁBEK Vladimír. Fault Tolerance and Reconfiguration in Cellular Systems. In: Proc. of Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000. Smolenice: unknown, 2000, pp. 134-137. ISBN 80-968320-3-4.
 SEKANINA Lukáš and RŮŽIČKA Richard. Design of the Special Fast Reconfigurable Chip Using Common FPGA. In: Proc. of Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000. Smolenice: unknown, 2000, pp. 161-168. ISBN 80-968320-3-4.

Your IPv4 address: 54.157.81.13
Switch to IPv6 connection

DNSSEC [dnssec]