Events

24th International Conference on Field Programmable Logic and Applications

Munich 2.-4.9.2014

Programme Committee (members from FIT)

Kořenek Jan, Ing., Ph.D., UPSY FIT VUT
Sekanina Lukáš, prof. Ing., Ph.D., UPSY FIT VUT

Selected publications

2014DOBAI Roland. Evolutionary On-line Synthesis of Hardware Accelerators for Software Modules in Reconfigurable Embedded Systems. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL). Munich: Institute of Electrical and Electronics Engineers, 2014, pp. 1-6. ISBN 978-3-00-044645-0.
 KEKELY Lukáš, PUŠ Viktor, BENÁČEK Pavel and KOŘENEK Jan. Trade-offs and Progressive Adoption of FPGA Acceleration in Network Traffic Monitoring. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL 2014). Munich: IEEE Circuits and Systems Society, 2014, pp. 264-267. ISBN 978-3-00-044645-0.

Your IPv4 address: 54.198.143.210
Switch to IPv6 connection

DNSSEC [dnssec]