Product Details

Nástroje pro generování odolných architektur a hlídacích obvodů z jazyka VHDL

Created: 2015

English title
Tools enabling to develop fault tolerant architectures and checkers from VHDL
Type
software
License
optional - free
Authors
Keywords

tool, vhdl, fault tolerant architecture, checker

Description

Tools for generating different types of fault tolerant architectures from VHDL description of the components and their checkers.

Location
Projects
Research groups
Departments
Back to top