Conference paper

NEVORAL Jan, RŮŽIČKA Richard and ŠIMEK Václav. CMOS Gates with Second Function. In: 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Hong Kong: IEEE Computer Society, 2018, pp. 82-87. ISBN 978-1-5386-7099-6.
Publication language:english
Original title:CMOS Gates with Second Function
Title (cs):CMOS hradla se dvěma funkcemi
Pages:82-87
Proceedings:2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Conference:2018 IEEE Computer Society Annual Symposium on VLSI
Place:Hong Kong, HK
Year:2018
ISBN:978-1-5386-7099-6
DOI:10.1109/ISVLSI.2018.00025
Publisher:IEEE Computer Society
Keywords
Polymorphic electronics, MOSFET, polymorphic
gate, digital circuit, gate set
Annotation
In this paper, a new approach to design of multifunctional digital circuits is presented. It is based on adoption of polymorphic electronics paradigm which permits digital circuits to exhibit more than one function while preserving the same structure. In that case only components of the circuit (gates) have to be multifunctional. Individual gates have typically built-in sensitivity to the occurrence of some phenomena invoking the function change (e.g. power supply level etc.), which means that no dedicated net is required for that purpose. One of the key advantages of such circuits is the efficiency in terms of size. In this paper, MOS transistors are exploited in an unconventional manner where the circuit function selection depends just on the condition of power supply voltage rails, which is otherwise typical for polymorphic circuits utilizing ambipolar transistors. Furthermore, a first complete set of successfully simulated two-input polymorphic gates was obtained. These gates show the best parameters of all the previously published polymorphic gates - high input impedance and low output impedance, short time of signal propagation, low power consumption and low transistor count being used. Wide range of proposed polymorphic gates (function combinations) may help to obtain more efficient results during synthesis.
BibTeX:
@INPROCEEDINGS{
   author = {Jan Nevoral and Richard R{\r{u}}{\v{z}}i{\v{c}}ka
	and V{\'{a}}clav {\v{S}}imek},
   title = {CMOS Gates with Second Function},
   pages = {82--87},
   booktitle = {2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
   year = 2018,
   location = {Hong Kong, HK},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-5386-7099-6},
   doi = {10.1109/ISVLSI.2018.00025},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11656}
}

Your IPv4 address: 34.239.158.107
Switch to https