Conference paper

LOJDA Jakub, PODIVÍNSKÝ Jakub and KOTÁSEK Zdeněk. Reliability Indicators for Automatic Design and Analysis of Fault-Tolerant FPGA Systems. In: 20th IEEE Latin American Test Symposium (LATS 2019). Santiago: IEEE Computer Society, 2019, pp. 93-96. ISBN 978-1-72811-755-3.
Publication language:english
Original title:Reliability Indicators for Automatic Design and Analysis of Fault-Tolerant FPGA Systems
Title (cs):Ukazatele spolehlivosti pro automatický návrh a analýzu FPGA systémů odolných proti poruchám
Pages:93-96
Proceedings:20th IEEE Latin American Test Symposium (LATS 2019)
Conference:IEEE Latin American Test Symposium
Place:Santiago, CL
Year:2019
ISBN:978-1-72811-755-3
Publisher:IEEE Computer Society
Keywords
Fault Tolerance Evaluation, Fault-tolerant Design Automation, Analysis, FPGA, Fault Tolerance Estimation Tool, High-level Synthesis, Catapult C, Redundant Data Type
Annotation
As electronic systems penetrate into areas in which reliable computing is required, new methods incorporating reliability into these systems arise. It is important to properly test and evaluate parameters of such methods before the actual implementation and the practical usage in an application. Generally, in our research, we are focusing on the acceleration of reliable design through creation of automation methods. However, for this purpose, it is important to develop tools to automatically analyze reliability properties of the system after the method is applied. In our previous work, we developed the Fault Tolerance ESTimation (FT-EST) framework, which specializes on minimizing the requirement for user intervention. In this paper, we are using the framework to collect the data, however, the research presented in this paper primarily focuses on the possibility to automatically analyze such data. Our previous papers were focused on particular methods of the automatic reliability insertion and evaluation while this paper introduces new reliability indicators based on low-level properties of FPGA configuration bitstreams. Currently, we are limiting our research to SRAM-based FPGA systems and focus on the VHDL and C++ (in the combination with High-level Synthesis) languages.

BibTeX:
@INPROCEEDINGS{
   author = {Jakub Lojda and Jakub Podiv{\'{i}}nsk{\'{y}} and
	Zden{\v{e}}k Kot{\'{a}}sek},
   title = {Reliability Indicators for Automatic Design and
	Analysis of Fault-Tolerant FPGA Systems},
   pages = {93--96},
   booktitle = {20th IEEE Latin American Test Symposium (LATS 2019)},
   year = 2019,
   location = {Santiago, CL},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-72811-755-3},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11870}
}

Your IPv4 address: 34.239.158.107
Switch to https