Článek ve sborníku konference

SZURMAN Karel, KAŠTIL Jan, STRAKA Martin a KOTÁSEK Zdeněk. Fault Tolerant CAN Bus Control System Implemented into FPGA. In: IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2013. Karlovy Vary: IEEE Computer Society, 2013, s. 289-292. ISBN 978-1-4673-1185-4.
Jazyk publikace:angličtina
Název publikace:Fault Tolerant CAN Bus Control System Implemented into FPGA
Název (cs):Řídicí systém sběrnice CAN jako systém odolný proti poruchám v FPGA
Strany:289-292
Sborník:IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2013
Konference:IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2013
Místo vydání:Karlovy Vary, CZ
Rok:2013
ISBN:978-1-4673-1185-4
DOI:10.1109/DDECS.2013.6549837
Vydavatel:IEEE Computer Society
Klíčová slova
CAN, sběrnice, CANAerospace, TMR, FPGA, SEU
Anotace
V příspěvku je popsaná implementace CAN sběrnice v FPGA s využitím protokolu CANAerospace. Řadič sběrnice je navržen jako systém odolný proti porchám a testován pomocí SEU injekce.
Abstrakt
For various types of applications, it is necessary to guarantee maximal level of fault tolerance and high reliability of components, avionic and railway applications can serve as an example of these applications. In these devices, electronic components are exhibited to the environment conditions, from among them especially cosmic radiation can have an undesired and destructive effect. In this paper, the basic ideas of the design and implementation of CAN bus based control system into FPGA platform is described. The bus control system uses CANAerospace application protocol. The fault tolerance features of the developed system are improved by TMR architecture. Then, experiments with SEU injection into both non-TMR and TMR architectures are described, the results presented and evaluated. In these experiments, SEU injection framework developed during our previous research was used which injects SEU failures into running FPGA design.
BibTeX:
@INPROCEEDINGS{
   author = {Karel Szurman and Jan Ka{\v{s}}til and Martin Straka and
	Zden{\v{e}}k Kot{\'{a}}sek},
   title = {Fault Tolerant CAN Bus Control System Implemented into FPGA},
   pages = {289--292},
   booktitle = {IEEE International Symposium on Design and Diagnostics of
	Electronic Circuits and Systems 2013},
   year = {2013},
   location = {Karlovy Vary, CZ},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4673-1185-4},
   doi = {10.1109/DDECS.2013.6549837},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.cs.iso-8859-2?id=10239}
}

Vaše IPv4 adresa: 54.225.55.174
Přepnout na IPv6 spojení

DNSSEC [dnssec]