Journal article

VAŠÍČEK Zdeněk, BIDLO Michal and SEKANINA Lukáš. Evolution of efficient real-time non-linear image filters for FPGAs. Soft Computing. 2013, vol. 17, no. 11, pp. 2163-2180. ISSN 1432-7643.
Publication language:english
Original title:Evolution of efficient real-time non-linear image filters for FPGAs
Title (cs):Evoluce účinných real-time nelineárních obrazových filtrů pro FPGA
Pages:2163-2180
Place:DE
Year:2013
Journal:Soft Computing, Vol. 17, No. 11, DE
ISSN:1432-7643
Keywords
Non-linear image filter, noise removal, Cartesian genetic programming, evolutionary design, digital circuit
Annotation
Image processing represents a research field in which high-quality solutions have been obtained using various soft computing techniques. Evolutionary algorithms constitute a class of stochastic search methods that are applicable in both optimization and design tasks. In the area of circuit design Cartesian Genetic Programming has often been utilized in combination with an algorithm of Evolutionary Strategy. Digital image filters represent a specific class of circuits whose design can be performed by means of this approach. Switching filters are advanced non-linear filtering techniques in which the main idea is to detect and filter the noise pixels while keeping the uncorrupted pixels unchanged in order to increase the quality of the resulting image. The aim of this article is to present a robust design technique based on Cartesian Genetic Programming for the automatic synthesis of switching image filters intended for real-time processing applications. The robustness of the proposed evolutionary approach is evaluated using four design problems including the removal of salt and pepper noise, random shot noise, impulse burst noise and impulse burst noise combined with random shot noise. An extensive evaluation is performed in order to compare the properties of the evolved switching filters with the best conventional solutions. The evaluation has shown that the evolved switching filters exhibit a very good trade off between the quality of filtering and the implementation cost in field programmable gate arrays.
BibTeX:
@ARTICLE{
   author = {Zden{\v{e}}k Va{\v{s}}{\'{i}}{\v{c}}ek and Michal Bidlo and
	Luk{\'{a}}{\v{s}} Sekanina},
   title = {Evolution of efficient real-time non-linear image filters
	for FPGAs},
   pages = {2163--2180},
   journal = {Soft Computing},
   volume = {17},
   number = {11},
   year = {2013},
   ISSN = {1432-7643},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=10104}
}

Your IPv4 address: 54.92.201.232
Switch to IPv6 connection

DNSSEC [dnssec]