Conference paper

MIČULKA Lukáš and KOTÁSEK Zdeněk. Design Sychronization after Partial Dynamic Reconfiguration of Fault Tolerant System. In: 15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. Cesme-Izmir: IEEE Computer Society, 2012, pp. 20-21. ISBN 978-3-902457-33-2.
Publication language:english
Original title:Design Sychronization after Partial Dynamic Reconfiguration of Fault Tolerant System
Title (cs):Synchronizace návrhu po provedení částečné dynamické rekonfiguraceon of Fault Tolerant System
Pages:20-21
Proceedings:15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
Conference:15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
Place:Cesme-Izmir, TR
Year:2012
ISBN:978-3-902457-33-2
Publisher:IEEE Computer Society
Keywords
FPGA, reconfiguration, synchronization
Annotation
This paper is focused to present the methods of design synchronization after the partial dynamic reconfiguration of FPGA and also there was introduced a new method inspired from one widely used.
BibTeX:
@INPROCEEDINGS{
   author = {Luk{\'{a}}{\v{s}} Mi{\v{c}}ulka and Zden{\v{e}}k
	Kot{\'{a}}sek},
   title = {Design Sychronization after Partial Dynamic Reconfiguration
	of Fault Tolerant System},
   pages = {20--21},
   booktitle = {15th Euromicro Conference on Digital System Design:
	Architectures, Methods and Tools},
   year = {2012},
   location = {Cesme-Izmir, TR},
   publisher = {IEEE Computer Society},
   ISBN = {978-3-902457-33-2},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=10114}
}

Your IPv4 address: 54.234.247.118
Switch to IPv6 connection

DNSSEC [dnssec]