Conference paper

MIČULKA Lukáš and KOTÁSEK Zdeněk. Synchronization Technique for TMR System After Dynamic Reconfiguration on FPGA. In: The Second Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2013). Avignon: Politecnico di Milano, 2013, pp. 53-56. ISBN 978-2-11-129175-1.
Publication language:english
Original title:Synchronization Technique for TMR System After Dynamic Reconfiguration on FPGA
Title (cs):Technika pro synchonizaci systémů založených na TMR po částečné dynamické rekonfiguraci
Pages:53-56
Proceedings:The Second Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2013)
Conference:MEDIAN 2013
Place:Avignon, FR
Year:2013
ISBN:978-2-11-129175-1
Publisher:Politecnico di Milano
Keywords
FPGA, partial dynamic reconfiguration, synchronization
Annotation
This paper presents the methods of design synchronization after the partial dynamic reconfiguration of FPGA and introduces a new method inspired from previous one which is still used. The implementation of this method on TMR fault tolerant system component is described. Results of synchronization after reconfiguration process in Xilinx FPGA are presented.
BibTeX:
@INPROCEEDINGS{
   author = {Luk{\'{a}}{\v{s}} Mi{\v{c}}ulka and Zden{\v{e}}k
	Kot{\'{a}}sek},
   title = {Synchronization Technique for TMR System After Dynamic
	Reconfiguration on FPGA},
   pages = {53--56},
   booktitle = {The Second Workshop on Manufacturable and Dependable
	Multicore Architectures at Nanoscale (MEDIAN 2013)},
   year = {2013},
   location = {Avignon, FR},
   publisher = {Politecnico di Milano},
   ISBN = {978-2-11-129175-1},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=10373}
}

Your IPv4 address: 54.82.81.154
Switch to IPv6 connection

DNSSEC [dnssec]