Conference paper

KOTÁSEK Zdeněk, ŠKARVADA Jaroslav and STRNADEL Josef. Reduction of Power Dissipation Through Parallel Optimization of Test Vector and Scan Register Sequences. In: Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems. Vienna: IEEE Computer Society, 2010, pp. 364-369. ISBN 978-1-4244-6610-8.
Publication language:english
Original title:Reduction of Power Dissipation Through Parallel Optimization of Test Vector and Scan Register Sequences
Title (cs):Redukce příkonu pomocí souběžné optimalizace pořadí aplikace testovacích vektorů a pořadí registrů ve scan řetězech
Pages:364-369
Proceedings:Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems
Conference:IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2010
Place:Vienna, AT
Year:2010
ISBN:978-1-4244-6610-8
Publisher:IEEE Computer Society
URL:http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5491750&isnumber=5491740 [PDF]
Files: 
+Type Name Title Size Last modified
iconddecs2010_draft.pdf481 KB2011-09-05 12:47:09
^ Select all
With selected:
Keywords
test vector, scan chain, low power, power dissipation, optimization, genetic algorithm, CMOS, AMI, ordering
Annotation
In the paper, novel method for reducing power dissipation during test application time is presented. When compared to existing methods, its advantage can be seen in the fact that power dissipation is evaluated by means of precise and fast simulation based metric rather than by means of commonly utilized simple metric based on evaluating Hamming distance between test vectors. In our method, the metric is evaluated over CMOS primitives from AMI technological libraries. In order to reduce power dissipation, the sequence of test vectors to be applied and proper ordering of registers within scan chains are optimized. In existing approaches, the optimizations are typically performed separately in a sequence because problems they correspond to are seen to be independent. On contrary to that, we have united the search spaces and solved these two problems as a single optimization task. Genetic algorithm operating over an appropriate encoding of the problem was utilized to optimize the problem. Proposed method was implemented in both single and multiprocessor environments and it was successfully tested to cooperate with commercial tools. At the end of the paper, results achieved over benchmarks from ISCAS85, ISCAS89 and ITC99 sets are presented and compared to results of existing methods.
BibTeX:
@INPROCEEDINGS{
   author = {Zden{\v{e}}k Kot{\'{a}}sek and Jaroslav {\v{S}}karvada and
	Josef Strnadel},
   title = {Reduction of Power Dissipation Through Parallel Optimization
	of Test Vector and Scan Register Sequences},
   pages = {364--369},
   booktitle = {Proceedings of the 13th IEEE International Symposium on
	Design and Diagnostics of Electronic Circuits and Systems},
   year = {2010},
   location = {Vienna, AT},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4244-6610-8},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=9201}
}

Your IPv4 address: 54.166.245.10
Switch to IPv6 connection

DNSSEC [dnssec]