Journal article

SMRČKA Aleš. Verification of Asynchronous and Parametrized Hardware Designs. Information Sciences and Technologies Bulletin of the ACM Slovakia. Bratislava: Vydavateľstvo STU, 2010, vol. 2, no. 2, pp. 60-69. ISSN 1338-1237. Available from:
Publication language:english
Original title:Verification of Asynchronous and Parametrized Hardware Designs
Title (cs):Verifikace asynchronních a parametrických návrhů hardware
Journal:Information Sciences and Technologies Bulletin of the ACM Slovakia, Vol. 2, No. 2, Bratislava, SK
Formal verification, modelling hardware design, clock domain crossing, parametrized hardware design, counter automata.
Two original approaches to formal verification of hardware designs are introduced. In particular, we aim at model checking of circuits with multiple clocks and verification of parametrized hardware designs. Considering the former contribution, we introduce four methods which we use for modelling the clock domain crossing of a circuit. Models derived in such a way can then be model checked as usual while possible problems stemming from the synchronization within a circuit are implicitly covered. Four proposed ways of modelling a data transfer differ in their precision and the incurred verification cost. In the latter contribution, our proposed approach of verification is based on a translation of parametrized hardware designs to counter automata and on exploiting the recent advances achieved in the area of their automated formal verification. A parametrized hardware design translated to a counter automaton can be verified for all possible values of parameters at once.
   author = {Ale{\v{s}} Smr{\v{c}}ka},
   title = {Verification of Asynchronous and Parametrized
	Hardware Designs},
   pages = {60--69},
   journal = {Information Sciences and Technologies Bulletin of the ACM
   volume = 2,
 number = 2,
   year = 2010,
   ISSN = {1338-1237},
   language = {english},
   url = {}

Your IPv4 address:
Switch to https