Conference paper

KAŠTIL Jan, STRAKA Martin, MIČULKA Lukáš and KOTÁSEK Zdeněk. Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA. In: 15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. Cesme-Izmir: IEEE Computer Society, 2012, pp. 250-257. ISBN 978-0-7695-4798-5.
Publication language:english
Original title:Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA
Title (cs):Spolehlivostní analýza systémů odolných proti poruchám implementovaných do FPGA
Pages:250-257
Proceedings:15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
Conference:15th Euromicro Conference on Digital System Design: Architectures, Methods and Tools
Place:Cesme-Izmir, TR
Year:2012
ISBN:978-0-7695-4798-5
Publisher:IEEE Computer Society
Files: 
+Type Name Title Size Last modified
iconKastil_12_Q3.pdf549 KB2012-10-09 11:02:15
^ Select all
With selected:
Keywords
dependability, reliability, model, FPGA, fault tolerant system, architecture, reconfiguration
Annotation
In this paper, a dependability analysis of fault tolerant systems implemented into the SRAM-based FPGA is presented. The fault tolerant architectures are based on redundancy of functional units associated with a concurrent error detection technique and it uses the principles of partial dynamic reconfiguration as a recovery mechanism from a fault occurrence. Architectures are tested by injecting soft errors into partial bitstream in FPGA by SEU injector and the faults coverage of this architecture is obtained. From faults coverage, the failure rate and repair rate are evaluated. Then, for fault tolerant architecture the Markov dependability models are created and it is demonstrated how the reliability and availability parameters are derived from this model for different configurations of architectures and faulty modules. The reliability analysis results are shown.
BibTeX:
@INPROCEEDINGS{
   author = {Jan Ka{\v{s}}til and Martin Straka and Luk{\'{a}}{\v{s}}
	Mi{\v{c}}ulka and Zden{\v{e}}k Kot{\'{a}}sek},
   title = {Dependability Analysis of Fault Tolerant Systems Based on
	Partial Dynamic Reconfiguration Implemented into FPGA},
   pages = {250--257},
   booktitle = {15th Euromicro Conference on Digital System Design:
	Architectures, Methods and Tools},
   year = {2012},
   location = {Cesme-Izmir, TR},
   publisher = {IEEE Computer Society},
   ISBN = {978-0-7695-4798-5},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10037}
}

Your IPv4 address: 54.81.131.189
Switch to IPv6 connection

DNSSEC [dnssec]