Conference paper

STRNADEL Josef. On Design of Priority-Driven Load-Adaptive Monitoring-Based Hardware for Managing Interrupts in Embedded Event-Triggered Real-Time Systems. In: Proceedings of the IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems. Brno: IEEE Computer Society, 2013, pp. 24-29. ISBN 978-1-4673-6133-0.
Publication language:english
Original title:On Design of Priority-Driven Load-Adaptive Monitoring-Based Hardware for Managing Interrupts in Embedded Event-Triggered Real-Time Systems
Title (cs):O návrhu prioritně řízeného a na monitorování zatížení založeného hardware pro správu přerušení ve vestavných událostmi řízených systémech reálného času
Pages:24-29
Proceedings:Proceedings of the IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems
Conference:IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2013
Place:Brno, CZ
Year:2013
ISBN:978-1-4673-6133-0
Publisher:IEEE Computer Society
URL:http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=6549783 [HTML]
URL:http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6549783 [PDF]
Files: 
+Type Name Title Size Last modified
iconSession1A-02.pdf217 KB2013-06-27 09:23:20
iconstrnadel_ddecs13_camera_pdfcheckpassed.pdf249 KB2013-04-05 08:59:16
^ Select all
With selected:
Keywords
task, operating system, load monitoring, interrupt control, scheduling, overload prevention, priority space
Annotation
The paper details design of a hardware unit for preventing real-time systems from overloads caused by excessive interrupt rates. Novelty of the hardware can be seen in the fact it is able to adapt interrupt service rate to the RT system load and to the actual priority assignment policy. The load is monitored on basis of special low-overhead signals produced by the system for this purpose. The hardware is designed to preprocess all interrupts before they arrive to the system. The hardware is ready to buffer each interrupt-related communication until the system is underloaded or running an activity having a lower priority comparing to the interrupt. Design of the hardware was described in VHDL and synthesized into Xilinx Spartan-6 devices. Details such as buiding blocks, overheads and limits related to the realization are presented in this paper.
BibTeX:
@INPROCEEDINGS{
   author = {Josef Strnadel},
   title = {On Design of Priority-Driven Load-Adaptive Monitoring-Based
	Hardware for Managing Interrupts in Embedded Event-Triggered
	Real-Time Systems},
   pages = {24--29},
   booktitle = {Proceedings of the IEEE 16th International Symposium on
	Design and Diagnostics of Electronic Circuits and Systems},
   year = {2013},
   location = {Brno, CZ},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4673-6133-0},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10235}
}

Your IPv4 address: 23.20.9.71
Switch to IPv6 connection

DNSSEC [dnssec]