Journal article

PODIVÍNSKÝ Jakub, ČEKAN Ondřej, ZACHARIÁŠOVÁ Marcela and KOTÁSEK Zdeněk. The Evaluation Platform for Testing Fault-Tolerance Methodologies in Electro-mechanical Applications. Microprocessors and Microsystems. Amsterdam: Elsevier Science, 2015, vol. 39, no. 8, pp. 1215-1230. ISSN 0141-9331. Available from: http://www.sciencedirect.com/science/article/pii/S0141933115000630
Publication language:english
Original title:The Evaluation Platform for Testing Fault-Tolerance Methodologies in Electro-mechanical Applications
Title (cs):Platforma pro testování fault-tolerant metodik v elektromechanických aplikacích
Pages:1215-1230
Place:NL
Year:2015
URL:http://www.sciencedirect.com/science/article/pii/S0141933115000630
Journal:Microprocessors and Microsystems, Vol. 39, No. 8, Amsterdam, NL
ISSN:0141-9331
Files: 
+Type Name Title Size Last modified
iconpodivinsky_mm2015_casopis.pdf2,06 MB2016-12-12 19:10:32
^ Select all
With selected:
Keywords
Fault Tolerance, Electro-mechanical Systems, Fault Injection, Single Event Upset, Functional verification
Annotation
The aim of this paper is to present a new platform for estimating the fault-tolerance quality of electro-mechanical applications based on FPGAs. We demonstrate one working example of such EM application that was evaluated using our platform: the mechanical robot and its electronic controller in an FPGA. Different building blocks of the electronic robot controller allow to model different effects of faults on the whole mission of the robot (searching a path in a maze). In the experiments, the mechanical robot is simulated in the simulation environment, where the effects of faults injected into its controller can be seen. In this way, it is possible to differentiate between the fault that causes the failure of the system and the fault that only decreases the performance. Further extensions of the platform focus on the interconnection of the platform with the functional verification environment working directly in FPGA that allows automation and speed-up of checking the correctness of the system after the injection of faults.
BibTeX:
@ARTICLE{
   author = {Jakub Podiv{\'{i}}nsk{\'{y}} and Ond{\v{r}}ej {\v{C}}ekan
	and Marcela Zachari{\'{a}}{\v{s}}ov{\'{a}} and Zden{\v{e}}k
	Kot{\'{a}}sek},
   title = {The Evaluation Platform for Testing Fault-Tolerance
	Methodologies in Electro-mechanical Applications},
   pages = {1215--1230},
   journal = {Microprocessors and Microsystems},
   volume = {39},
   number = {8},
   year = {2015},
   ISSN = {0141-9331},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11051}
}

Your IPv4 address: 54.224.43.96
Switch to IPv6 connection

DNSSEC [dnssec]