Conference paper

CRHA Adam, ŠIMEK Václav and RŮŽIČKA Richard. Synthesis tool for design of complex polymorphic circuits. In: 2017 12th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). Palma de Mallorca: IEEE Circuits and Systems Society, 2017, pp. 149-154. ISBN 978-1-5090-6376-5.
Publication language:english
Original title:Synthesis tool for design of complex polymorphic circuits
Title (cs):Nástroj pro syntézu polymorfních obvodů
Pages:149-154
Proceedings:2017 12th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
Conference:12th International Conference on Design and Technology of Integrated Systems in Nanoscale Era
Place:Palma de Mallorca, ES
Year:2017
ISBN:978-1-5090-6376-5
Publisher:IEEE Circuits and Systems Society
Keywords
Polymorphism, logic synthesis, gates, synthesis tool, unconventional technologies.
Annotation
This paper is dealing with research activities carried out in the domain of unconventional, polymorphic electronics. Main attention is focused on the logic synthesis aspects of complex polymorphic circuits. The introductory part elucidates a fundamental concept of polymorphic electronics and highlights its important properties. In addition, substantial advantages of this paradigm in comparison to conventional circuit design approach are discussed together with an identification of possible shortcomings.

Main contribution of this paper is the proposal and implementation of a synthesis technique which makes it feasible to achieve an area-efficient results in case of complex polymorphic circuit involving hundreds of gates. Finally, accomplished experimental results and their analysis is provided.
BibTeX:
@INPROCEEDINGS{
   author = {Adam Crha and V{\'{a}}clav {\v{S}}imek and Richard
	R{\r{u}}{\v{z}}i{\v{c}}ka},
   title = {Synthesis tool for design of complex polymorphic
	circuits},
   pages = {149--154},
   booktitle = {2017 12th International Conference on Design \&
	Technology of Integrated Systems in Nanoscale Era (DTIS)},
   year = {2017},
   location = {Palma de Mallorca, ES},
   publisher = {IEEE Circuits and Systems Society},
   ISBN = {978-1-5090-6376-5},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11328}
}

Your IPv4 address: 54.90.204.233
Switch to https

DNSSEC [dnssec]