Conference paper

KOTÁSEK Zdeněk and RŮŽIČKA Richard. Behavioral Analysis for Testability on VHDL Source File. In: Proceedings of Design and Diagnostics of Electronic Circuits and Systems Workshopsborník konference IEEE DDECS. Bratislava: Slovak Academy of Science, 2000, pp. 209-212. ISBN 80-968320-3.
Publication language:english
Original title:Behavioral Analysis for Testability on VHDL Source File
Pages:209-212
Proceedings:Proceedings of Design and Diagnostics of Electronic Circuits and Systems Workshopsborník konference IEEE DDECS
Conference:Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000
Place:Bratislava, SK
Year:2000
ISBN:80-968320-3
Publisher:Slovak Academy of Science
Keywords
behaviorální analýza testovatelnosti číslicových obvodů
Annotation
The goal of the research activities the results of which are presented in this paper is to experiment with the VHDL resulting RTL/gate level structures. The results of experiments with different types of VHDL statements are behavioral source text and analyse the summarised.
BibTeX:
@INPROCEEDINGS{
   author = {Zden{\v{e}}k Kot{\'{a}}sek and Richard
	R{\r{u}}{\v{z}}i{\v{c}}ka},
   title = {Behavioral Analysis for Testability on VHDL Source File},
   pages = {209--212},
   booktitle = {Proceedings of Design and Diagnostics of Electronic Circuits
	and Systems Workshopsborn{\'{i}}k konference IEEE DDECS},
   year = {2000},
   location = {Bratislava, SK},
   publisher = {Slovak Academy of Science},
   ISBN = {80-968320-3},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=6043}
}

Your IPv4 address: 54.224.13.210
Switch to IPv6 connection

DNSSEC [dnssec]