Conference paper

HLAVIČKA Jan, KOTÁSEK Zdeněk and RŮŽIČKA Richard. Formal Approach to RTL Testability Analysis. In: sborník konference IEEE LATW 2000. Rio de Janeiro: unknown, 2000, pp. 98-103.
Publication language:english
Original title:Formal Approach to RTL Testability Analysis
Pages:98-103
Proceedings:sborník konference IEEE LATW 2000
Conference:IEEE LATW 2000
Place:Rio de Janeiro, BR
Year:2000
Keywords
RTL testability analysis
Annotation
In the paper a formal approach to the RT level testability analysis is presented. It is based on the structural analysis of the circuit under design and the classification of circuit elements. The elements are classified on the basis of their possible role during the test application. The principles known from the theory of sets and mathematical logic are utilised to define the role of registers during the test application. The principles of developing the RT level testability analysis algorithms are then presented to identify registers for partial scan and parallel paths to apply the test of the circuit.
BibTeX:
@INPROCEEDINGS{
   author = {Jan Hlavi{\v{c}}ka and Zden{\v{e}}k Kot{\'{a}}sek and
	Richard R{\r{u}}{\v{z}}i{\v{c}}ka},
   title = {Formal Approach to RTL Testability Analysis},
   pages = {98--103},
   booktitle = {sborn{\'{i}}k konference IEEE LATW 2000},
   year = {2000},
   location = {Rio de Janeiro, BR},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=6044}
}

Your IPv4 address: 54.92.194.75
Switch to IPv6 connection

DNSSEC [dnssec]