Conference paper

STRNADEL Josef. Evaluating Cost/Quality Trade-off Solutions Proposed During a DFT Process. In: Proceeding of 8th Conference Student EEICT 2002. Brno: Brno University of Technology, 2002, pp. 506-510. ISBN 80-214-2116-9.
Publication language:english
Original title:Evaluating Cost/Quality Trade-off Solutions Proposed During a DFT Process
Title (cs):Ohodnocení kompromisních řešení generovaných během návrhu pro snadnou testovatelnost
Pages:506-510
Proceedings:Proceeding of 8th Conference Student EEICT 2002
Conference:ELECTRICAL ENGINEERING, INFORMATION AND COMMUNICATION TECHNOLOGIES 2002
Place:Brno, CZ
Year:2002
ISBN:80-214-2116-9
Publisher:Brno University of Technology
Keywords
Cost/quality trade-off, digital circuit attributes, user (customer) required attribute value bound(s)
Annotation
The paper deals with a description of a function for evaluating cost/quality trade-off solutions proposed during an automated DFT process or a designer work. As an input both an original structure of a digital circuit at RT level and a modified one are taken, whereby the circuit with a modified structure is taken as a proposed solution. By comparing with the original circuit structure area and pin overheads and test parameters of the solution are gained and the cost/quality trade-off solution is evaluated.
BibTeX:
@INPROCEEDINGS{
   author = {Josef Strnadel},
   title = {Evaluating Cost/Quality Trade-off Solutions Proposed During
	a DFT Process},
   pages = {506--510},
   booktitle = {Proceeding of 8th Conference Student EEICT 2002},
   year = {2002},
   location = {Brno, CZ},
   publisher = {Brno University of Technology},
   ISBN = {80-214-2116-9},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=6918}
}

Your IPv4 address: 54.82.56.95
Switch to IPv6 connection

DNSSEC [dnssec]