Conference paper

SEKANINA Lukáš. Towards Evolvable IP Cores for FPGAs. In: Proc. of The 2003 NASA/DoD Conference on Evolvable Hardware. Los Alamitos: IEEE Computer Society Press, 2003, pp. 145-154. ISBN 0-7695-1977-6.
Publication language:english
Original title:Towards Evolvable IP Cores for FPGAs
Title (cs):K evolvujícím IP componentám pro FPGA
Proceedings:Proc. of The 2003 NASA/DoD Conference on Evolvable Hardware
Conference:The 2003 NASA/DoD Conference on Evolvable Hardware
Place:Los Alamitos, US
Publisher:IEEE Computer Society Press
evolvable hardware, IP core, digital circuit
The paper deals with a new approach to the design of adaptive hardware using common Field Programmable Gate Arrays (FPGA). The ultimate aim is to develop evolvable IP (Intellectual Property) cores. The cores should be reused in the same way as ordinary IP cores are reused. In contrast to the conventional cores, the evolvable cores are able to perform autonomous evolution of their internal circuits. The cores should be available in the form of HDL source code, i.e. they should be synthesizable into any reconfigurable device of a sufficient capacity. The approach is based on implementation of a virtual reconfigurable circuit and a genetic unit in an ordinary FPGA. In the presented case study an adaptive image filter is designed, implemented and synthesized. The proposed idea of evolvable IP core could open the way towards defining a business model for evolvable hardware.
   author = {Luk{\'{a}}{\v{s}} Sekanina},
   title = {Towards Evolvable IP Cores for FPGAs},
   pages = {145--154},
   booktitle = {Proc. of The 2003 NASA/DoD Conference on Evolvable Hardware},
   year = {2003},
   location = {Los Alamitos, US},
   publisher = {IEEE Computer Society Press},
   ISBN = {0-7695-1977-6},
   language = {english},
   url = {}

Your IPv4 address:
Switch to IPv6 connection

DNSSEC [dnssec]