Conference paper

RŮŽIČKA Richard and ŠKARVADA Jaroslav. RTL Testability Verification System. In: Proceedings of the Work In Progress Session of 30th Euromicro Conference. Linz: Johannes Kepler University Linz, 2004, pp. 101-102. ISBN 3-902457-05-8.
Publication language:english
Original title:RTL Testability Verification System
Title (cs):Systém pro verifikaci testovatelnosti RT obvodů
Pages:101-102
Proceedings:Proceedings of the Work In Progress Session of 30th Euromicro Conference
Conference:EUROMICRO Symposium on Digital System Design
Place:Linz, DE
Year:2004
ISBN:3-902457-05-8
Publisher:Johannes Kepler University Linz
Keywords
Testability, Verification, RTL Design, I Path, Diagnostics
Annotation
This paper discusses register transfer level (RTL) digital circuit design testability verification. Digital circuit design testability verification is used to judge if the digital circuit design, analyzed and eventually modified by method leading to partial scan, is really testable. This is because the method utilizes I-paths, but doesn't take into account dependencies of these I-paths. So there conflicts and deadlocks may appear when these I-paths in the circuit are set up. The RTL digital circuit design testability verification detects this problem. The main goal of this work is to develop and implement software system for automatic testability verification of register transfer level digital circuit design. In the implementation of the system, a C/E Petri Nets approach is used. The input to the system is formal specification of digital circuit design and list of digital circuit design modifications (scan chain), the output from the system is the decision if the circuit is testable or not. If the system is marked as nontestable, the operator intervention to circuit design must be performed in order to make the circuit testable.
BibTeX:
@INPROCEEDINGS{
   author = {Richard R{\r{u}}{\v{z}}i{\v{c}}ka and Jaroslav
	{\v{S}}karvada},
   title = {RTL Testability Verification System},
   pages = {101--102},
   booktitle = {Proceedings of the Work In Progress Session of 30th
	Euromicro Conference},
   year = {2004},
   location = {Linz, DE},
   publisher = {Johannes Kepler University Linz},
   ISBN = {3-902457-05-8},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=7552}
}

Your IPv4 address: 54.147.40.153
Switch to IPv6 connection

DNSSEC [dnssec]