Abstract

SMRČKA Aleš. High-level Modeling, Analysis and Verification of Programmable Hardware Design. Proceedings of the Junior Scientist Conference 2006. Vienna: TU Vienna, 2006. ISBN 3-902463-05-8.
Publication language:english
Original title:High-level Modeling, Analysis and Verification of Programmable Hardware Design
Title (cs):Vysokoúrovňové modelování, analýza a verifikace programovatelného hardwarového návrhu
Pages:93-94
Book:Proceedings of the Junior Scientist Conference 2006
Conference:Junior Scientist Conference 2006
Place:Vienna, AT
Year:2006
ISBN:3-902463-05-8
Publisher:TU Vienna
Keywords
formal verification, high-level verification, hardware design analysis, throughput checking, timed analysis
Annotation
This work presents an abstract model of the design and verification of several safety properties. The main task was to check if there is a risk of buffer overflow and how to set the length of buffers to prevent this. This work shows how to model such a complex system by hand and particular results of analysis and verification is also presented.

Your IPv4 address: 54.224.13.210
Switch to IPv6 connection

DNSSEC [dnssec]