Conference paper

BERAN Vítězslav, GRANÁT Jiří, HEROUT Adam and ZEMČÍK Pavel. DSP and FPGA Based Raster Image Processing Architecture. In: Proceedings of the Digital Technologies 2007 Workshop. Žilina: Zilina University Publisher, 2006, p. 6.
Publication language:english
Original title:DSP and FPGA Based Raster Image Processing Architecture
Title (cs):Architektura pro zpracování rastrových obrázků v DSP a FPGA
Pages:6
Proceedings:Proceedings of the Digital Technologies 2007 Workshop
Conference:Digital Technologies 2006
Place:Žilina, SK
Year:2006
Publisher:Zilina University Publisher
Keywords
FPGA, DSP, configurable logical devices, image processing, raster graphics
Annotation
An embedded raster image processing architecture based on programmable logical chip (FPGA) connected to a digital signal processor (DSP) is proposed in the contribution. The FPGA device is used as an accelerator for the computationally critical parts of the raster image processing applications. The main advantage of the system is standalone operation, low power consumption and good performance/price and performance/power ratios.

Application development for systems containing programmable logic and processors is in many cases difficult. The contribution addresses this fact and proposes a novel application development system for the architecture. The contribution also explains the architecture from hardware and software points of view.

BibTeX:
@INPROCEEDINGS{
   author = {V{\'{i}}t{\v{e}}zslav Beran and Ji{\v{r}}{\'{i}}
	Gran{\'{a}}t and Adam Herout and Pavel
	Zem{\v{c}}{\'{i}}k},
   title = {DSP and FPGA Based Raster Image Processing
	Architecture},
   pages = {6},
   booktitle = {Proceedings of the Digital Technologies 2007 Workshop},
   year = {2006},
   location = {{\v{Z}}ilina, SK},
   publisher = {Zilina University Publisher},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=8241}
}

Your IPv4 address: 3.84.243.246
Switch to https

DNSSEC [dnssec]