Journal article

VAŠÍČEK Zdeněk and SEKANINA Lukáš. An Evolvable Hardware System in Xilinx Virtex II Pro FPGA. International Journal of Innovative Computing and Applications. Geneva: Inderscience Publishers, 2007, vol. 1, no. 1, pp. 63-73. ISSN 1751-648X. Available from: http://dx.doi.org/10.1504/IJICA.2007.013402
Publication language:english
Original title:An Evolvable Hardware System in Xilinx Virtex II Pro FPGA
Title (cs):An Evolvable Hardware System in Xilinx Virtex II Pro FPGA
Pages:63-73
Place:CH
Year:2007
URL:http://dx.doi.org/10.1504/IJICA.2007.013402
Journal:International Journal of Innovative Computing and Applications, Vol. 1, No. 1, Geneva, CH
ISSN:1751-648X
URL:http://www.fit.vutbr.cz/~sekanina/publ/ijica/ijica07.pdf [PDF]
Keywords
image filter, evolvable hardware, FPGA
Annotation
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro FPGAs. Candidate filters are evaluated in a domain-specific virtual reconfigurable circuit implemented using a reconfigurable logic of the same FPGA. As the PowerPC processor enables to execute more sophisticated search algorithms than an original solely circuit-based solution, a higher performance can be obtained. In the FPGA, a resulting human-competitive filter can be evolved in 15 seconds in average.  
BibTeX:
@ARTICLE{
   author = {Zden{\v{e}}k Va{\v{s}}{\'{i}}{\v{c}}ek and Luk{\'{a}}{\v{s}}
	Sekanina},
   title = {An Evolvable Hardware System in Xilinx Virtex II Pro FPGA},
   pages = {63--73},
   journal = {International Journal of Innovative Computing and
	Applications},
   volume = {1},
   number = {1},
   year = {2007},
   ISSN = {1751-648X},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=8309}
}

Your IPv4 address: 54.224.121.67
Switch to IPv6 connection

DNSSEC [dnssec]