Conference paper

DVOŘÁK Václav. Space-Time Trade-offs in SW Evaluation of Boolean Functions. In: Proceedings of The Second International Conference on Systems. New York: IEEE Computer Society, 2007, p. 6. ISBN 0-7695-2807-4.
Publication language:english
Original title:Space-Time Trade-offs in SW Evaluation of Boolean Functions
Title (cs):Časo-prostorové kompromisy při softwarové evaluaci boolovských funkcí
Proceedings:Proceedings of The Second International Conference on Systems
Conference:IEEE International Conference on Systems
Place:New York, US
Publisher:IEEE Computer Society
+Type Name Title Size Last modified
iconPID338082.pdf201 KB2008-03-07 12:48:31
^ Select all
With selected:
Multiple-output Boolean functions, fast sw evaluation, PLA emulation, linked tables, LUT cascades
Fast evaluation of multiple-output Boolean functions with the smallest memory footprint is often required in embedded systems. The paper describes a novel method of linked tables for representation and evaluation of Boolean functions and compares it with traditional methods; PLAs from the MCS-51 micro-controller are used for comparison. Traditional methods use masks to emulate PLA one way or another. The suggested method of linked tables is based on iterative disjunctive decomposition and leads only to a series of table look-ups. Linked tables are also shown to be equivalent to specific "in-line" decision diagrams. They proved to be most flexible in making trade-offs between performance and memory space. The method of linked tables may be quite useful for embedded microprocessor or microcontroller software as well as   for digital system simulation.
   author = {V{\'{a}}clav Dvo{\v{r}}{\'{a}}k},
   title = {Space-Time Trade-offs in SW Evaluation of Boolean
   pages = {6},
   booktitle = {Proceedings of The Second International Conference on
   year = {2007},
   location = {New York, US},
   publisher = {IEEE Computer Society},
   ISBN = {0-7695-2807-4},
   language = {english},
   url = {}

Your IPv4 address:
Switch to https