Conference paper

SALVADOR Ruben, MORENO Felix, RIESGO Teresa and SEKANINA Lukáš. High level validation of an optimization algorithm for the implementation of adaptive Wavelet Transforms in FPGAs. In: Proc. of 13th Euromicro Conference on Digital System Design. Los Alamitos: IEEE Computer Society, 2010, pp. 96-103. ISBN 978-0-7695-4171-6.
Publication language:english
Original title:High level validation of an optimization algorithm for the implementation of adaptive Wavelet Transforms in FPGAs
Title (cs):Vysokoúrovňová validace a optimalizace algoritmu adaptivní vlnkové transformace v FPGA
Pages:96-103
Proceedings:Proc. of 13th Euromicro Conference on Digital System Design
Conference:13th EUROMICRO Conference on Digital System Design, DSD'2010
Place:Los Alamitos, US
Year:2010
ISBN:978-0-7695-4171-6
Publisher:IEEE Computer Society
Keywords
FPGA, evolution strategy, image compression, wavelet transform, embedded system
Annotation
The work reported in this paper describes the steps given towards an FPGA-based implementation of evolvable wavelet transforms for image compression in embedded systems. An Evolutionary Algorithm (EA) for the design and optimization of the transform coefficients is tailored for a suitable System on Chip implementation. Several cut downs on the computing requirements have been done to the original algorithm, adapting it for the FPGA implementation. What this
paper addresses more specifically is the validation of the algorithm using fixed point arithmetic for the whole optimization process. The results show how high quality transforms are evolved from scratch with limited precision arithmetic. Also, preliminary results of the implementation in an FPGA device are included.
BibTeX:
@INPROCEEDINGS{
   author = {Ruben Salvador and Felix Moreno and Teresa Riesgo and
	Luk{\'{a}}{\v{s}} Sekanina},
   title = {High level validation of an optimization algorithm for the
	implementation of adaptive Wavelet Transforms in FPGAs},
   pages = {96--103},
   booktitle = {Proc. of 13th Euromicro Conference on Digital System Design},
   year = {2010},
   location = {Los Alamitos, US},
   publisher = {IEEE Computer Society},
   ISBN = {978-0-7695-4171-6},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=9320}
}

Your IPv4 address: 54.198.52.8
Switch to IPv6 connection

DNSSEC [dnssec]