Conference paper

STRAKA Martin, KAŠTIL Jan and KOTÁSEK Zdeněk. SEU Simulation Framework for Xilinx FPGA: First Step Towards Testing Fault Tolerant Systems. In: 14th EUROMICRO Conference on Digital System Design. Oulu: IEEE Computer Society, 2011, pp. 223-230. ISBN 978-0-7695-4494-6.
Publication language:english
Original title:SEU Simulation Framework for Xilinx FPGA: First Step Towards Testing Fault Tolerant Systems
Title (cs):SEU Simulční framework pro testování odolných systémů
Pages:223-230
Proceedings:14th EUROMICRO Conference on Digital System Design
Conference:14th Euromicro conference on Digital System Design
Place:Oulu, FI
Year:2011
ISBN:978-0-7695-4494-6
Publisher:IEEE Computer Society
Files: 
+Type Name Title Size Last modified
icon06037413.pdf254 KB2012-02-07 10:08:49
^ Select all
With selected:
Keywords
SEU, simulatotion, generator, framework, online testing, fault tolerance
Annotation
In the paper, the SEU simulation framework for testing fault tolerant system designs implemented into FPGA is presented. The framework is based on SEU generation outside FPGA (in personal computer) and the transport of modified bitstream through the JTAG interface and subsequent  dynamic reconfiguration of  FPGA.  It allows to select region of the FPGA for  SEU placing. The SEU simulator does not require any changes in the tested design and is fully independent on the function implemented into FPGA. The requirements on the SEU generator and its properties are described in the paper as well. The external SEU generator for Xilinx FPGA was implemented and verified on evaluation board ML506 with Vitrex5 for different types of RTL circuits and fault tolerant architectures. The experimatal results demonstrated the effectiveness of the methodology.
BibTeX:
@INPROCEEDINGS{
   author = {Martin Straka and Jan Ka{\v{s}}til and Zden{\v{e}}k
	Kot{\'{a}}sek},
   title = {SEU Simulation Framework for Xilinx FPGA: First Step Towards
	Testing Fault Tolerant Systems},
   pages = {223--230},
   booktitle = {14th EUROMICRO Conference on Digital System Design},
   year = {2011},
   location = {Oulu, FI},
   publisher = {IEEE Computer Society},
   ISBN = {978-0-7695-4494-6},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=9585}
}

Your IPv4 address: 54.158.14.224
Switch to IPv6 connection

DNSSEC [dnssec]