Conference paper

 
Sllame, A., M.: A Pipeline Scheduling Algorithm for High-Level Synthesis, In: Proc. of IFAC Workshop on Programmable Devices and Systems Conference, Ostrava, CZ, Elsevier, 2003, p. 178-183, ISBN 0-08-044130-0
Publication language:english
Original title:A Pipeline Scheduling Algorithm for High-Level Synthesis
Title (cs):Plánovací algoritmus se zřetězením pro syntézu na vyšší úrovni
Pages:178-183
Proceedings:Proc. of IFAC Workshop on Programmable Devices and Systems Conference
Conference:IFAC Workshop on Programmable Devices and Systems
Place:Ostrava, CZ
Year:2003
ISBN:0-08-044130-0
Publisher:Elsevier Science
Keywords
pipelines, algorithms, synthesis, architecture, computer-aided design.
Annotation
Scheduling is the most important task in high-level synthesis process, while pipelining is highly important for realising high-performance digital components. This paper presents a pipeline list-based scheduling algorithm, which performs forward and backward pipelining. The forward priority function is based on incorporating some information extracted from data flow graph (DFG) structure to guide the scheduler to find near-optimal/optimal schedules quickly. The algorithm has a flexible procedure cycle, which allows designers to make efficient area-performance trade-offs by using different strategies employed. Designers can choose between doing forward / backward pipelining with or without resource sharing combined with clock cycle selection, pipe stage delay determination. Experimental results with standard benchmarks show the effectiveness of the proposed algorithm.
BibTeX:
@INPROCEEDINGS{
   author = {M. Azeddien Sllame},
   title = {A Pipeline Scheduling Algorithm for High-Level Synthesis},
   pages = {178--183},
   booktitle = {Proc. of IFAC Workshop on Programmable Devices and Systems
	Conference},
   year = {2003},
   location = {Ostrava, CZ},
   publisher = {Elsevier Science},
   ISBN = {0-08-044130-0},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=7128}
}