Conference paper

STRNADEL Josef. Monitoring-Driven HW/SW Interrupt Overload Prevention for Embedded Real-Time Systems. In: Proceedings of the 15th International IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). Tallin: IEEE Computer Society, 2012, pp. 121-126. ISBN 978-1-4673-1188-5.
Publication language:english
Original title:Monitoring-Driven HW/SW Interrupt Overload Prevention for Embedded Real-Time Systems
Title (cs):HW/SW prevence přetížení vestavných časově kritických systémů systémů z nadměrného počtu přerušení založená na monitorování
Pages:121-126
Proceedings:Proceedings of the 15th International IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)
Conference:IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2012
Place:Tallin, EE
Year:2012
ISBN:978-1-4673-1188-5
Publisher:IEEE Computer Society
URL:http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=6219037 [HTML]
URL:http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6219037 [PDF]
Files: 
+Type Name Title Size Modified
iconstrnadel_ddecs2012_051.pdf321 KB2012-01-19 14:39:58
^ Select all
With selected:
Keywords
embedded, limiter, interrupt, overload, monitoring, prevention, real-time
Annotation
In the paper, a concept and an early analysis of an embedded hardware/software architecture designed to prevent the software from both timing disturbances and interrupt overloads is outlined. The architecture is composed of an FPGA (MCU) used to run the hardware (software) part of an embedded application. Comparing to previous approaches, novelty of the architecture can be seen in the fact it is able to adapt interrupt service rates to the actual software load being monitored with no intrusion to the software. According to the actual software load it is able to buffer all interrupts and related data while the software is highly loaded and redirect the interrupts to the MCU as soon as the software becomes underloaded.
BibTeX:
@INPROCEEDINGS{
   author = {Josef Strnadel},
   title = {Monitoring-Driven HW/SW Interrupt Overload Prevention for
	Embedded Real-Time Systems},
   pages = {121--126},
   booktitle = {Proceedings of the 15th International IEEE Symposium on
	Design and Diagnostics of Electronic Circuits and Systems
	(DDECS)},
   year = {2012},
   location = {Tallin, EE},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4673-1188-5},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=9868}
}

Your IPv4 address: 54.167.11.16
Switch to IPv6 connection

DNSSEC [dnssec]