Formal verification and simulation for the design of secure systems
The main goal of the research group is to propose and explore methods and tools for formal verification and simulation that will allow - as automatically and efficiently as possible - detect a broad spectrum of design flaws and vulnerable (i.e. usable for an attack) points in secure applications that would otherwise be easy to miss by the designers due to the high complexity of the systems being developed.
