Title:

VHDL Seminar

Code:IVH
Ac.Year:2005/2006 (Not opened)
Term:Summer
Curriculums:
ProgrammeFieldYearDuty
IT-BC-3BIT2ndCompulsory-Elective - group T
Language of Instruction:Czech
Private info:http://www.fit.vutbr.cz/study/courses/IVH/private/
Credits:4
Completion:credit
Type of
instruction:
Hour/semLecturesSeminar
Exercises
Laboratory
Exercises
Computer
Exercises
Other
Hours:0260013
 ExamsTestsExercisesLaboratoriesOther
Points:00000
Guarantor:Fučík Otto, doc. Dr. Ing. (DCSY)
Instructor:Fučík Otto, doc. Dr. Ing. (DCSY)
Faculty:Faculty of Information Technology BUT
Department:Department of Computer Systems FIT BUT
Follow-ups:
Design of Computer Systems (INP), DCSY
Digital Systems Design (INC), DCSY
 
Learning objectives:
  To give the students the knowledge of syntax and semantics of hardware description language VHDL, its use for modelling, simulation, and synthesis of complex digital systems, as well as the skills in VHDL programming techniques and the use of professional design tools.
Description:
  Basic VHDL language constructs, lexical description, VHDL source code. Data types, data objects, data classes, data objects declaration. VHDL language commands. Advanced VHDL features, VHDL 93. Delay modelling, time scheduling in VHDL. Combinational circuits modelling, "don't cares", tri-state-output circuits. Sequential circuits modelling, Mealy and Moore automata. Models testing, test benches. Designing at algorithm, register-transfer, and gate levels. Modelling for synthesis. Semantics for simulation and synthesis, delay in model. Programming techniques, shared components, flattening and structuring. Case studies of complex digital circuits: UART, RISC processor, FIR filter.
Knowledge and skills required for the course:
  Basic programming skills.
Learning outcomes and competences:
  The student should be able to describe and simulate complex digital systems using VHLD language constructs including both behavioral and structural description.
Syllabus of lectures:
 
  • Basic VHDL language constructs, lexical description, VHDL source code.
  • Data types, data objects, data classes, data objects declaration.
  • VHDL language commands.
  • Advanced VHDL features, VHDL 93.
  • Delay modelling, time scheduling in VHDL.
  • Combinational circuits modelling, "don't cares", tri-state-output circuits.
  • Sequential circuits modelling, Mealy and Moore automata.
  • Models testing, test benches.
  • Designing at algorithm, register-transfer, and gate levels.
  • Modelling for synthesis.
  • Semantics for simulation and synthesis, delay in model.
  • Programming techniques, shared components, flattening and structuring.
  • Case studies of complex digital circuits: UART, RISC processor, FIR filter.
Syllabus - others, projects and individual work of students:
 Individual project.
Fundamental literature:
 
  • Chang K.C.: Digital Design and Modeling with VHDL and Synthesis, IEEE Computer Society Press, 1997
  • Armstrong, J.R. - Gray F.G.: Structured Logic Design with VHDL, Prentice-Hall, 1993
  • Armstrong, J.R. - Gray, F.G.: VHDL Design Representation and Synthesis, 2nd edition, Prentice Hall, ISBN 0-13-021670-4, 2000
Study literature:
 
  • Lecture notes
  • Internet
Progress assessment:
  Project and its defence supported by the written technical report in English language.
Exam prerequisites:
  Class credit is based on the successful project defence.
 

Your IPv4 address: 54.92.163.105
Switch to IPv6 connection

DNSSEC [dnssec]