Department of Computer Systems

Conference paper

STRNADEL Josef and RIŠA Michal. On Analysis of Software Interrupt Limiters for Embedded Systems by Means of UPPAAL SMC. In: Proceedings of the 24th Austrian Workshop on Microelectronics. Villach: IEEE Computer Society Press, 2016, pp. 45-50. ISBN 978-1-5090-1040-0. Available from: http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7814012
Publication language:english
Original title:On Analysis of Software Interrupt Limiters for Embedded Systems by Means of UPPAAL SMC
Title (cs):Analýza programové správy přerušení pro vestavné systémy prostředky UPPAAL SMC
Pages:45-50
Proceedings:Proceedings of the 24th Austrian Workshop on Microelectronics
Conference:24th Austrian Workshop on Microelectronics
Place:Villach, AT
Year:2016
URL:http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7814012
ISBN:978-1-5090-1040-0
Publisher:IEEE Computer Society Press
Files: 
+Type Name Title Size Last modified
iconstrnadel_arcs2016.pdf1,68 MB2017-01-04 12:43:45
^ Select all
With selected:
Keywords
interrupt management, interrupt overload problem, software interrupt limiter, modeling, analysis, stochastic timed automata, statistical model checking
Annotation
The paper deals with a novel method of modeling and analysis of software interrupt managers for event-driven embedded systems by means of the stochastic timed automata and statistical model checking instruments. The above-mentioned system is typically formed of a real-time part expected to produce correct responses and meet all predetermined timing constraints at runtime, even in adverse conditions such as an excessive rate of events caused by interrupts. Because of the asynchronnous nature of interrupts, their impact to the system being interrupted must be modeled and analyzed very carefully for various interrupt scenarios - either using classical analytical/formal approaches able to cover systems and interrupts with deterministic behavior or using probablistic ones able to deal with a stochastic behavior too. The paper is focused to the latter (probabilistic) approaches to show a style of such a modeling and show how and that both the analysis phase of a system can be facilitated and the information about a system behavior under particular configuration/scenarios can be produced using the statistical model checking instruments.
BibTeX:
@INPROCEEDINGS{
   author = {Josef Strnadel and Michal Ri{\v{s}}a},
   title = {On Analysis of Software Interrupt Limiters for Embedded
	Systems by Means of UPPAAL SMC},
   pages = {45--50},
   booktitle = {Proceedings of the 24th Austrian Workshop on
	Microelectronics},
   year = {2016},
   location = {Villach, AT},
   publisher = {IEEE Computer Society Press},
   ISBN = {978-1-5090-1040-0},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=11205}
}

Your IPv4 address: 54.92.194.75
Switch to IPv6 connection

DNSSEC [dnssec]