Department of Computer Systems

Conference paper

ČEKAN Ondřej, ZACHARIÁŠOVÁ Marcela and KOTÁSEK Zdeněk. Universal Pseudo-random Generation of Assembler Codes for Processors. In: Proceedings of The Third Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale. Grenoble: COST, European Cooperation in Science and Technology, 2015, pp. 70-73. Available from: http://www.median-project.eu/wp-content/uploads/18_IV-2_median2015.pdf
Publication language:english
Original title:Universal Pseudo-random Generation of Assembler Codes for Processors
Title (cs):Univerzální pseudonáhodné generování assembler kódu pro procesory
Pages:70-73
Proceedings:Proceedings of The Third Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale
Conference:MEDIAN 2015
Place:Grenoble, FR
Year:2015
URL:http://www.median-project.eu/wp-content/uploads/18_IV-2_median2015.pdf
Publisher:COST, European Cooperation in Science and Technology
Keywords
universal generator, assembler, processor, functional verification
Annotation
The paper describes a universal generation of test stimuli  based  on  solving  constraints.  The  architecture  of  the universal generator consists of two formal models. The first one is used for describing the generated scenario and the second one for  specifying  constraints  for  this  scenario.  The  generation  of the  assembler  programs  for  Application-Specific  Instruction-set Processors (ASIPs) is an example of the use of this architecture. The  necessary  steps  needed  to  generate  a  valid  assembler  code are  described.  The  quality  of  the  generator  is  measured by  the instruction and statement coverage in functional verification.
BibTeX:
@INPROCEEDINGS{
   author = {Ond{\v{r}}ej {\v{C}}ekan and Marcela
	Zachari{\'{a}}{\v{s}}ov{\'{a}} and Zden{\v{e}}k
	Kot{\'{a}}sek},
   title = {Universal Pseudo-random Generation of Assembler Codes for
	Processors},
   pages = {70--73},
   booktitle = {Proceedings of The Third Workshop on Manufacturable and
	Dependable Multicore Architectures at Nanoscale},
   year = {2015},
   location = {Grenoble, FR},
   publisher = {COST, European Cooperation in Science and Technology},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10882}
}

Your IPv4 address: 54.166.232.243
Switch to IPv6 connection

DNSSEC [dnssec]