Department of Computer Systems

Conference paper

NEVORAL Jan, RŮŽIČKA Richard and MRÁZEK Vojtěch. Evolutionary Design of Polymorphic Gates Using Ambipolar Transistors. In: 2016 IEEE Symposium Series on Computational Intelligence. Athens: Institute of Electrical and Electronics Engineers, 2016, pp. 1-8. ISBN 978-1-5090-4240-1. Available from: http://ieeexplore.ieee.org/document/7850177/
Publication language:english
Original title:Evolutionary Design of Polymorphic Gates Using Ambipolar Transistors
Title (cs):Evoluční návrh polymorfních hradel pomocí ambipolárních tranzistorů
Pages:1-8
Proceedings:2016 IEEE Symposium Series on Computational Intelligence
Conference:IEEE Symposium Series on Computational Intelligence 2016
Place:Athens, GR
Year:2016
URL:http://ieeexplore.ieee.org/document/7850177/
ISBN:978-1-5090-4240-1
Publisher:Institute of Electrical and Electronics Engineers
Keywords
Polymorphic electronics, polymorphic gate, ambipolar transistor, digital circuit, logic gate, evolutionary design, CGP
Annotation
The objective of the paper is to introduce a new approach to the evolutionary design of polymorphic digital circuits conducted directly at transistor level. A discrete eventdriven simulator was utilized to achieve reasonable trade-off between performance and precision. The proposed approach was evaluated on a set of polymorphic logic circuits controlled by switching the power rails. It was demonstrated that the proposed method is able to produce valid solutions. A lot of polymorphic gates based on ambipolar transistors were designed, which provide transistor savings compared to existing circuits. A new class of polymorphic gates was discovered thanks to the proposed system - gates based on conventional MOS transistors whose functions are changed by switching the power rails. They seem to have the best parameters among currently known polymorphic gates based on conventional transistors.
BibTeX:
@INPROCEEDINGS{
   author = {Jan Nevoral and Richard R{\r{u}}{\v{z}}i{\v{c}}ka and
	Vojt{\v{e}}ch Mr{\'{a}}zek},
   title = {Evolutionary Design of Polymorphic Gates Using Ambipolar
	Transistors},
   pages = {1--8},
   booktitle = {2016 IEEE Symposium Series on Computational Intelligence},
   year = {2016},
   location = {Athens, GR},
   publisher = {Institute of Electrical and Electronics Engineers},
   ISBN = {978-1-5090-4240-1},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11239}
}

Your IPv4 address: 54.81.79.128
Switch to IPv6 connection

DNSSEC [dnssec]