Ing. Vojtěch Mrázek

MRÁZEK Vojtěch and VAŠÍČEK Zdeněk. Acceleration of Transistor-Level Evolution using Xilinx Zynq Platform. In: 2014 IEEE International Conference on Evolvable Systems Proceedings. Piscataway: Institute of Electrical and Electronics Engineers, 2014, pp. 9-16. ISBN 978-1-4799-4480-4. Available from: http://dx.doi.org/10.1109/ICES.2014.7008716
Publication language:english
Original title:Acceleration of Transistor-Level Evolution using Xilinx Zynq Platform
Title (cs):Akcelerace evolučního návrhu obvodů na úrovni tranzistorů pomocí platformy Xilinx Zynq
Pages:9-16
Proceedings:2014 IEEE International Conference on Evolvable Systems Proceedings
Conference:IEEE Symposium Series on Computational Intelligence
Place:Piscataway, US
Year:2014
URL:http://dx.doi.org/10.1109/ICES.2014.7008716
ISBN:978-1-4799-4480-4
Publisher:Institute of Electrical and Electronics Engineers
Files: 
+Type Name Title +Size Last modified
iconPID3413423-3.pdf634 KB2015-06-03 13:39:42
^ Select all
With selected:
Keywords
Xilinx Zynq, transistor-level evolution, evolutionary design, combinational circuit
Annotation
The aim of this paper is to introduce a new accelerator
developed to address the problem of evolutionary synthesis
of digital circuits at transistor level. The proposed accelerator,
based on recently introduced Xilinx Zynq platform, consists of
a discrete simulator implemented in programmable logic and an
evolutionary algorithm running on a tightly coupled embedded
ARM processor. The discrete simulator was introduced in order to
achieve a good trade-off between the precision and performance
of the simulation of transistor-level circuits. The simulator is
implemented using the concept of virtual reconfigurable circuit
and operates on multiple logic levels which enables to evaluate the
behavior of candidate transistor-level circuits at a reasonable level
of detail. In this work, the concept of virtual reconfigurable circuit
was extended to enable bidirectional data flow which represents
the basic feature of transistor level circuits. According to the
experimental evaluation, the proposed architecture speeds up the
evolution in one order of magnitude compared to an optimized
software implementation. The developed accelerator is utilized
in the evolution of basic logic circuits having up to 5 inputs. It
is shown that solutions competitive to the circuits obtained by
conventional design methods can be discovered.
BibTeX:
@INPROCEEDINGS{
   author = {Vojt{\v{e}}ch Mr{\'{a}}zek and Zden{\v{e}}k
	Va{\v{s}}{\'{i}}{\v{c}}ek},
   title = {Acceleration of Transistor-Level Evolution using Xilinx Zynq
	Platform},
   pages = {9--16},
   booktitle = {2014 IEEE International Conference on Evolvable Systems
	Proceedings},
   year = {2014},
   location = {Piscataway, US},
   publisher = {Institute of Electrical and Electronics Engineers},
   ISBN = {978-1-4799-4480-4},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10783}
}

Your IPv4 address: 54.198.143.210
Switch to IPv6 connection

DNSSEC [dnssec]