Ing. Vojtěch Mrázek

MRÁZEK Vojtěch and VAŠÍČEK Zdeněk. Parallel Optimization of Transistor Level Circuits using Cartesian Genetic Programming. In: GECCO Companion '17 Proceedings of the Companion Publication of the 2017 on Genetic and Evolutionary Computation Conference. Berlin: Association for Computing Machinery, 2017, pp. 1849-1856. ISBN 978-1-4503-4939-0.
Publication language:english
Original title:Parallel Optimization of Transistor Level Circuits using Cartesian Genetic Programming
Title (cs):Paralelní optimalizace obvodů popsaných na úrovni tranzistorů pomocí kartézského genetického programování
Pages:1849-1856
Proceedings:GECCO Companion '17 Proceedings of the Companion Publication of the 2017 on Genetic and Evolutionary Computation Conference
Conference:Genetic and Evolutionary Computation Conference 2017
Place:Berlin, DE
Year:2017
ISBN:978-1-4503-4939-0
Publisher:Association for Computing Machinery
Files: 
+Type +Name Title Size Last modified
iconpaper.pdf1,19 MB2017-04-27 12:05:27
^ Select all
With selected:
Keywords
Evolutionary optimization, transistor-level, parallel systems, digital circuits 
Annotation
The aim of the paper is to introduce a new parallel approach to evolutionary optimization of digital circuits described on transistor level. The evolutionary optimization is guided by the fitness function employing a simulator of candidate circuits. A new discrete simulator was introduced to achieve a good trade-off between precision and cost of circuit evaluations. The simulator is based on event-driven simulation. Precise numeric SPICE simulator is regularly called to validate simulation results. To increase the speed of evolution, three parallel approaches were proposed: (i) thread level parallelism, (ii) multiple computing nodes which collectively communicate and distribute the best solution, and (iii) client-server architecture eliminating a limited count of SPICE simulator instances.
BibTeX:
@INPROCEEDINGS{
   author = {Vojt{\v{e}}ch Mr{\'{a}}zek and Zden{\v{e}}k
	Va{\v{s}}{\'{i}}{\v{c}}ek},
   title = {Parallel Optimization of  Transistor Level Circuits using
	Cartesian Genetic Programming},
   pages = {1849--1856},
   booktitle = {GECCO Companion '17 Proceedings of the Companion Publication
	of the 2017 on Genetic and Evolutionary Computation
	Conference},
   year = {2017},
   location = {Berlin, DE},
   publisher = {Association for Computing Machinery},
   ISBN = {978-1-4503-4939-0},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11377}
}

Your IPv4 address: 54.242.205.33
Switch to IPv6 connection

DNSSEC [dnssec]