Ing. Jan Kořenek, Ph.D.

KOŘENEK Jan, KORČEK Pavol, KOŠAŘ Vlastimil, ŽÁDNÍK Martin and VIKTORIN Jan. A New Embedded Platform for Rapid Development of Networking Applications. In: Proceedings of the 2012 Seventh ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2012). Austin: IEEE Computer Society, 2012, pp. 81-82. ISBN 978-1-4503-1684-2. Available from: http://dl.acm.org/citation.cfm?id=2396573
Publication language:english
Original title:A New Embedded Platform for Rapid Development of Networking Applications
Title (cs):Vestavěná vývojová platforma pro gigabitové síťové aplikace
Pages:81-82
Proceedings:Proceedings of the 2012 Seventh ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS 2012)
Conference:ACM/IEEE Symposium on Architectures for Networking and Communications Systems 2012
Place:Austin, US
Year:2012
URL:http://dl.acm.org/citation.cfm?id=2396573
ISBN:978-1-4503-1684-2
Publisher:IEEE Computer Society
Files: 
+Type +Name Title Size Last modified
iconancs2012.pdf294 KB2012-11-14 13:10:51
^ Select all
With selected:
Keywords
FPGA, Zynq, Embedded, Networking
Annotation
NetFPGA-1G has shown its potential in enabling fast traffic processing while introducing no packet loss and minimal delay. Now it is time to scale down in order to enable a massive deployment of the FPGA solutions in networking. We propose and build a low-cost and low-power platform which is be capable of hosting embedded applications with FPGA support. Such a platform might enable faster deployment of new ideas in networking and might prove useful for large-scale experiments (stacks of platforms) as its size, power consumption and cost are expected to be ten times lower of the NetFPGA-cube. It is recognized that the FPGA coupled with the host processor comprises a powerful platform for network traffic processing. The logic of such a solution is clear. Computational intensive tasks are handled by the FPGA logic whereas more complex tasks by the processor. The proposed platform aims at such a design in which the FPGA and the processor are even more tightly coupled together on a single die SoC solution.
As a proof of this concept, we build a platform called uG4-150. Its FPGA hosts a synthesized softcore processor (e.g. Xilinx MicroBlaze). But our final goal is to utilize the hardcore processor (e.g. ARM-based) integrated with the FPGA such as Xilinx Zynq.
BibTeX:
@INPROCEEDINGS{
   author = {Jan Ko{\v{r}}enek and Pavol Kor{\v{c}}ek and Vlastimil
	Ko{\v{s}}a{\v{r}} and Martin {\v{Z}}{\'{a}}dn{\'{i}}k and
	Jan Viktorin},
   title = {A New Embedded Platform for Rapid Development of Networking
	Applications},
   pages = {81--82},
   booktitle = {Proceedings of the 2012 Seventh ACM/IEEE Symposium on
	Architectures for Networking and Communications Systems
	(ANCS 2012)},
   year = {2012},
   location = {Austin, US},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4503-1684-2},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10116}
}

Your IPv4 address: 54.82.81.154
Switch to IPv6 connection

DNSSEC [dnssec]