Ing. Jan Kořenek, Ph.D.

KEKELY Lukáš, PUŠ Viktor, BENÁČEK Pavel and KOŘENEK Jan. Trade-offs and Progressive Adoption of FPGA Acceleration in Network Traffic Monitoring. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL 2014). Munich: IEEE Circuits and Systems Society, 2014, pp. 264-267. ISBN 978-3-00-044645-0.
Publication language:english
Original title:Trade-offs and Progressive Adoption of FPGA Acceleration in Network Traffic Monitoring
Title (cs):Kompromisy a postupné zavádění FPGA akcelerace při monitorovaní síťových dat
Pages:264-267
Proceedings:2014 24th International Conference on Field Programmable Logic and Applications (FPL 2014)
Conference:24th International Conference on Field Programmable Logic and Applications
Place:Munich, DE
Year:2014
ISBN:978-3-00-044645-0
Publisher:IEEE Circuits and Systems Society
Files: 
+Type Name Title Size +Last modified
iconposter.pdf116 KB2014-09-23 13:49:58
^ Select all
With selected:
Keywords
FPGA, Monitoring, Acceleration, Application protocols, L7
Annotation
Current hardware acceleration cores for network traffic processing are often well optimized for one particular task and therefore provide high level of hardware acceleration. But for many applications, such as network traffic monitoring and security, it is also necessary to achieve rapid development cycle to provide fast response to security threats. We propose and evaluate a new concept of hardware acceleration for flexible flow-based network traffic monitoring with support of application protocol analysis. The concept is called Software Defined Monitoring (SDM) and it relies on a configurable hardware accelerator implemented in FPGA, coupled with smart monitoring tasks running as software on general CPU. The monitoring tasks in the software control the level of detail and type of information retained during the hardware processing. This arrangement allows rapid application prototyping in the software, followed by further shifting of the timing critical parts of the processing to the hardware accelerator. The concept is proposed with the scalability in mind, therefore it is suitable for different FPGA based platforms ranging from embedded single-chip solutions (such as Zynq or Cyclone V) to high-speed backbone network monitoring boxes. Our pilot high-speed implementation using FPGA acceleration board in a commodity server performs a 100 Gb/s flow traffic measurement augmented by a selected application protocol analysis.
BibTeX:
@INPROCEEDINGS{
   author = {Luk{\'{a}}{\v{s}} Kekely and Viktor Pu{\v{s}} and Pavel
	Ben{\'{a}}{\v{c}}ek and Jan Ko{\v{r}}enek},
   title = {Trade-offs and Progressive Adoption of FPGA Acceleration in
	Network Traffic Monitoring},
   pages = {264--267},
   booktitle = {2014 24th International Conference on Field Programmable
	Logic and Applications (FPL 2014)},
   year = {2014},
   location = {Munich, DE},
   publisher = {IEEE Circuits and Systems Society},
   ISBN = {978-3-00-044645-0},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10715}
}

Your IPv4 address: 54.224.43.96
Switch to IPv6 connection

DNSSEC [dnssec]