Ing. Jan Kořenek, Ph.D.

GROCHOL David, SEKANINA Lukáš, KOŘENEK Jan, ŽÁDNÍK Martin and KOŠAŘ Vlastimil. Evolutionary Circuit Design for Fast FPGA-Based Classification of Network Application Protocols. Applied Soft Computing. Amsterdam: Elsevier Science, 2016, vol. 38, no. 1, pp. 933-941. ISSN 1568-4946.
Publication language:english
Original title:Evolutionary Circuit Design for Fast FPGA-Based Classification of Network Application Protocols
Title (cs):Evoluční návrh obvodů pro rychlou klasifikaci aplikačních protokolů v FPGA
Pages:933-941
Place:NL
Year:2016
Journal:Applied Soft Computing, Vol. 38, No. 1, Amsterdam, NL
ISSN:1568-4946
URL:http://dx.doi.org/10.1016/j.asoc.2015.09.046 [HTML]
Files: 
+Type Name Title Size +Last modified
icongro-asc16final.pdf855 KB2016-04-08 09:00:56
^ Select all
With selected:
Keywords
Application protocol, Classifier, Cartesian genetic programming, Field programmable gate array
Annotation
The evolutionary design can produce fast and efficient implementations of digital circuits. It is shown in this paper how evolved circuits, optimized for the latency and area, can increase the throughput of a manually designed classifier of application protocols. The classifier is intended for high speed networks operating at 100 Gbps. Because a very low latency is the main design constraint, the classifier is constructed as a combinational circuit in a field programmable gate array (FPGA). The classification is performed using the first packet carrying the application payload. The improvements in latency (and area) obtained by Cartesian genetic programming are validated using a professional FPGA design tool. The quality of classification is evaluated by means of real network data. All results are compared with commonly used classifiers based on regular expressions describing application protocols.
BibTeX:
@ARTICLE{
   author = {David Grochol and Luk{\'{a}}{\v{s}} Sekanina and Jan
	Ko{\v{r}}enek and Martin {\v{Z}}{\'{a}}dn{\'{i}}k and
	Vlastimil Ko{\v{s}}a{\v{r}}},
   title = {Evolutionary Circuit Design for Fast FPGA-Based
	Classification of Network Application Protocols},
   pages = {933--941},
   journal = {Applied Soft Computing},
   volume = {38},
   number = {1},
   year = {2016},
   ISSN = {1568-4946},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=10900}
}

Your IPv4 address: 54.158.55.5
Switch to IPv6 connection

DNSSEC [dnssec]