## ADL transformation using Process Graph and DFA

### TID 2007

## Tomáš Novotný

## Opening

- ADL (Architecture definition language)
  - Description of architecture resources and behavior
  - High abstraction of description
  - We need transformation to HDL (Hardware description language)
  - HDL design of architecture decomposed into two parts



- Three main components have to be generated
  - 1. Data path
    - Process graph representation
  - 2. Decoder
    - Description of DFA
  - 3. Control path
    - FSM representation

## **Process Graph**

## Definition

Process graph is labeled multidigraph  $G = (A_V, A_E, V, E, \epsilon, I_V, I_E)$  where :

- V is a finite nonempty set of vertexes.
- E is a finite set of edges.
- $^{_{\rm D}}$  A\_\_, A\_\_ are finite sets of the available vertex and edge labels; A\_\_  $\cap$  A\_\_ = Ø
- □  $\epsilon$  is a function  $\epsilon$  : E → V x V \ {(x,x) | x ∈ V}, we call it incidence function.
- □  $I_V : V \rightarrow A_v$  and  $I_E : E \rightarrow A_E$  are two function (describe the labeling of vertexes and edges).

## **Process Graph**

- Represents architecture data path.
- Vertex represents building block of architecture, which has sequential behavior as the VHDL process.
- Edges represents block's interconnection (control and data signals).

$$V = V_{\text{store}} \cup V_{\text{proc}}$$
, where:

- V<sub>store</sub> represents vertexes of ISAC resources.
- V<sub>proc</sub> represents vertexes of ISAC operations.

E = 
$$E_{act} \cup E_{data}$$
, where:  
V<sub>act</sub> represents activation signals.  
V<sub>data</sub> represents data signals.

## **Process Graph - Example**



## **Clustered Graph**

#### Definition

- A Clustered graph C = (G, T) consists of a directed graph G = (V,E) and rooted tree T =  $(V_T, E_T)$ , such that the leaves of T are exactly the nodes of G.
- Each non-leave vertex  $v \in V_T$  represents a cluster V(v), the subset of the vertices of G that are leaves of the subtree rooted at v.
- Clusters: V(v)
  - Contain vertices
  - Or other cluster
- Rooted tree: T
  - No cluster overlap
  - Single root cluster
- Graph: G
  - Edges connect vertices but not clusters

G





## **Process Graph - Hierarchy**

Operations are assigned into functional units (FU)
 FU or operations are assigned into pipeline stages



## **Transformation with Process Graph**

- Process graph is constructed directly from ADL.
- Information from Process graph used for generating of VHDL
   RTL level .
- $\hfill \label{eq:store}$  For each vertex  $v \in V_{store}$  VHDL entity is generated with the name from  $I_{V_{\cdot}}$
- From edges VHDL signals are generated. Some interconnection is generated.
- Hierarchy
  - For each cluster V(v) VHDL entity is generated.
  - Processes are components of those entities.
- Controller and decoder entity generated from different models.

## Decoder

- DFA automata
- Generation of description of DFA in VHDL
- We have oriented graph (DFA) and we need to know all possible paths.
- Two ways of VHDL description



2.

if (v reginstreg 1 = "1111") -- do something end if: if (v reginstreg 2 = "1001") -- do something end if; if (v reginstreg 3 = "0011") -- do something end if; if (v reginstreg 4 = "0101") -- do something end if;

## Decoder

- 1. case construction
  - Only for branching state of DFA
  - Problem with source code size and default case construction
  - Implemented with recursive backtracking
- 2. if construction
  - One for each path
  - Simple setting of invalid signal value
  - Implemented with preorder and with set of all paths
- Search for optimal traversal algorithm

## Controller

# From DFA of events generate FSM representation in VHDL



 Connect controller signals with activation edges of Process graph

## Conclusion

- The same internal model of controller and decoder for HDL generating as in simulator generating.
- Is possible some verification?
  - Architecture behavior in simulator
  - Architecture behavior in hardware