Prof. Ing. Lukáš Sekanina, Ph.D.

Evolutionary desing of sorting and median networks using FPGA
Reseach leader:Kořenek Jan
Team leaders:Sekanina Lukáš
Agency:FRVŠ MŠMT
Code:FR3042/2005/G1
Start:2005
End:2005
Keywords:Evolutionary algorithm, sorting network, median network
Annotation:
Project deals with hardware design of sorting and median networks using evolutionary algorithm. We want to design sorting and median networks with better quality then currently available.

Publications

2005Kořenek Jan, Sekanina Lukáš: Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs, In: Evolvable Systems: From Biology to Hardware, Berlin, DE, Springer, 2005, p. 46-55, ISBN 978-3-540-28736-0

Your IPv4 address: 107.22.25.119
Switch to IPv6 connection

DNSSEC [dnssec]