Prof. Ing. Lukáš Sekanina, Ph.D.

Hardware Accelerator for Evolutionary Image Filters Design

Authors:Vašíček Zdeněk, Sekanina Lukáš
Type:specimen
Created:2009
Licence:no
Files: 
+Type +Name Title Size Last modified
iconahs07.pdf710 KB2009-06-26 22:12:56
iconijica07.pdf1,02 MB2009-06-26 22:11:06
iconP1030861m.JPG481 KB2010-04-29 08:49:14
^ Select all
With selected:
Keywords:accelerator, FPGA, Combo6X, evolutionary algorithm, image filter
Description:

The EHWFILTER accelerator was developed in order to accelerate image filter evolution in hardware. It can automatically create a filter (e.g., to suppress shot noise) when noised image and uncorrupted original image are provided. The accelerator is implemented on the COMBO6X card equipped with Virtex II Pro 2VP50ff1517 FPGA. It consists of genetic unit, fitness unit and the so-called virtual reconfigurable circuit (VRC) which is utilized to evaluate candidate filters. Every image filter is considered as a digital circuit of nine 8-bit inputs and a single 8-bit output, which processes grayscale (8-bits/pixel) images. Training images are stored in external SRAM memories. The search algorithm is based on Cartesian Genetic Programming operating over 4x8 programmable elements, population size of 8 individuals, and 1 mutation/chromosome. This setting is default but can be changed. The accelerator is connected with PC using PCI bus. The system requires approx. 10 sec to produce a filter which is 44 times faster than the same algorithm running at the Celeron 2.4 GHz. 

Location:
Department of Computer Systems, Faculty of Information Technology, Brno University of Technology, Božetěchova 2, 612 66 Brno, http://www.fit.vutbr.cz/units/UPSY/
Research groups:
Departments:

Your IPv4 address: 54.161.73.123
Switch to IPv6 connection

DNSSEC [dnssec]