

| Citations of Lukas Sekanina's work | | Year | Type | ISI | Inserted |
|---|---|------|-------|-----|------------|
| 2011 | | | | | |
| | Salvador, R., Moreno, F., Riesgo, T., Sekanina, L.: Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems. EURASIP Journal on Advances in Signal Processing, Vol. 2011, p. 1-20 | 1 | | | |
| 1 | Peterson M. R., Horner T., Temple A.: Image Sets for Satellite Image Processing Systems. In the Conference on Evolutionary and Bio-Inspired Computation - Theory and Applications V, Proceedings of SPIE Volume 8059, 2011 | 2011 | C | 1 | 25.10.2011 |
| 2 | Peterson M. R., Horner T., Temple A.: Evolving Matched Filter Transform Pairs for Satellite Image Processing. In the Conference on Evolutionary and Bio-Inspired Computation - Theory and Applications V, Proceedings of SPIE Volume 8059, 2011 | 2011 | C | 1 | 25.10.2011 |
| | Vasicek Z., Sekanina L.: Formal Verification of Candidate Solutions for Post-Synthesis Evolutionary Optimization in Evolvable Hardware. Genetic Programming and Evolvable Machines, Spec. Issue on Evolvable Hardware Challenges, Vol. 12, No. 3, 2011, p. 305-327 | 1 | | | |
| 1 | Fiser P., Schmidt J.: How Much Randomness Makes a Tool Randomized? In: Proc. of the 20th International Workshop on Logic and Synthesis, San Diego, US, UCSD, 2011, s. 136-143 | 2011 | C | | 17.6.2011 |
| | Vasicek Z., Sekanina L.: A Global Postsynthesis Optimization Method for Combinational Circuits. In: Proc. of the Design, Automation and Test in Europe Conference -- DATE 2011, Grenoble, EDAA, 2011, p. 1525-1528 | 1 | | | |
| 1 | Welp T., Kuehlmann A., Krishnaswamy S.: Post Mapping Optimization based on Boolean Satisfiability. In: Proc. of the 20th International Workshop on Logic and Synthesis, San Diego, US, UCSD, 2011, s. 48-54 | 2011 | C | | 17.6.2011 |
| 2010 | | | | | |
| | Gajda Z., Sekanina L.: An Efficient Selection Strategy for Digital Circuit Evolution. In: Evolvable Systems: From Biology to Hardware, LNCS 6274, Springer, 2010, p. 13-24 | 1 | | | |
| 1 | Burian, P.: Cartesian Genetic Programming Using Bit Representation. In Proc. of the 18th Telecommunications forum TELFOR, 2010, p. 803-806 | 2010 | C | | 7.4.2011 |
| 2 | Bremner P., Samie M., Dragffy G., Pipe A., Liu Y.: Evolving Cell Array Configurations Using CGP. In Proc. of the 14th European Conference on Genetic Programming, Springer, LNCS 6621, 2011, p. 73-84 | 2011 | LNCS | 1 | 17.6.2011 |
| | Vašíček Z., Sekanina L., Bidlo M.: A Method for Design of Impulse Bursts Noise Filters Optimized for FPGA Implementations. In: DATE 2010: Design, Automation and Test in Europe, Dresden, EDAA, 2010, p. 1731-1736 | 1 | | | |
| 1 | Cancare F., Bhandariy B., Bartolini D.B., Carminati M., Santambrogio M.D.: A Bird's Eye View of FPGA-based Evolvable Hardware. In: Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, US, IEEE CS, 2011, s. 169-175 | 2011 | CIEEE | | 17.6.2011 |

| | | | | | |
|---|--|------|-------|---|------------|
| | Švenda P., Sekanina L., Matyáš V.: Evolutionary Design of Secrecy Amplification Protocols for Wireless Sensor Networks, In: Proc. of the ACM Conference on Wireless Network Security, ACM, 2009, p. 225-236 | 1 | | | |
| 1 | Li Yang, Hu Bin: Multi-hop Encryption Protocol for Wireless Sensor Network. In Second International Conference on Networking and Distributed Computing (ICNDC), 2011, IEEE, p. 289-293 | 2011 | CIEEE | | 25.10.2011 |
| | | | | | |
| | 2008 | | | | |
| | Sekanina L., Mikušek P.: Analysis of Reconfigurable Logic Blocks for Evolvable Digital Architectures. In: Applications of Evolutionary Computing, LNCS 4974, Springer 2008, p. 144-153 | 1 | | | |
| 1 | Uma Rajaram, Raja Paul Perinbam, Bharghava. EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation. IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, 2009 p. 41-48 | 2009 | J | | 3.3.2009 |
| 2 | Kumar Ch. Ravi, Srivathsa S. K.: EHW Architecture for Design of Adaptive Median Filter for Noise Reduction. European Journal of Scientific Research, Vol. 36 No.3, 2009, p. 473-479 | 2009 | J | | 20.1.2010 |
| 3 | Kumar Ch. R., Srivathsa S.K.: Hardware Implementation for Design of Modified Adaptive Median Filter for Image Processing. IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.3, 2010, 93-97 | 2010 | J | | 31.5.2010 |
| | | | | | |
| | Pečenka T., Sekanina L., Kotásek Z.: Evolution of Synthetic RTL Benchmark Circuits with Predefined Testability. ACM Transactions on Design Automation of Electronic Systems, Vol. 13, No. 3, 2008, p. 1-21 | 1 | | | |
| 1 | O'Reilly U.-M., McConaghy T., Riolo R.: GPTP 2009: An Example of Evolvability. In Genetic Programming - Theory and Practice VII, Kluwer 2009, 1-18 | 2009 | BCH | | 31.5.2010 |
| 2 | Haddow P. C., Tyrrell A. M.: Challenges of evolvable hardware: past, present and the path to a promising future. Genetic Programming and Evolvable Machines. Vol. 12, No. 3., 2011, p. 183-215 | 2011 | JIF | | 21.7.2011 |
| | | | | | |
| | Sekanina, L., Stareček, L., Kotásek, Z., Gajda, Z.: Polymorphic Gates in Design and Test of Digital Circuits. In: International Journal of Unconventional Computing, Vol. 4, No. 2, 2008, p. 125-142 | 1 | | | |
| 1 | Mashayekhi M., Ardakani H. H., Omidian A.: A New Efficient Scalable BIST Full Adder using Polymorphic Gates. World Academy of Science, Engineering and Technology Journal 61 2010, p. 283-286 | 2010 | J | | 31.5.2010 |
| 2 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | Vašíček Z., Sekanina L.: Novel Hardware Implementation of Adaptive Median Filters, In: Proc. of 2008 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, Bratislava, IEEE CS, 2008, p. 110-115 | 1 | | | |
| 1 | Uma Rajaram, Raja Paul Perinbam, Bharghava. EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation. IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, 2009 p. 41-48 | 2009 | J | | 3.3.2009 |
| 2 | Dhanasekaran D., Boopathy Bagan, K.: High Speed Pipelined Architecture for Adaptive Median Filter. European Journal of Scientific Research, Vol. 29. No.4 (2009), p. 454-460 | 2009 | J | | 13.9.2009 |

| | | | | | |
|----|---|------|--------|---|------------|
| 3 | Fahmy S. A., Cheung P.Y.K., Luk W.: High-throughput one-dimensional median and weighted median filters on FPGA. IET Computers & Digital Techniques. 2009, Vol. 3, No. 4, p. 384–394 | 2009 | JIF | | 13.9.2009 |
| 4 | Dhanasekaran D., Krishnamurthy A., Ramkumar J.: High Speed Pipeline Architecture for Adaptive Median Filter. In Proc. of the International Conference on Advances in Computing, Communication and Control (ICAC3), 2009, ACM, p. 597-600 | 2009 | CACM | | 13.9.2009 |
| 5 | Kumar Ch. Ravi, Srivathsa S. K.: EHW Architecture for Design of Adaptive Median Filter for Noise Reduction. European Journal of Scientific Research, Vol. 36 No.3, 2009, p. 473-479 | 2009 | J | | 20.1.2010 |
| 6 | Pérez J.M., Sánchez P., Martínez M.: Low-Cost Bayer to RGB Bilinear Interpolation with Hardware-Aware Median Filter. In 16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009, IEEE, p. 916 - 919 | 2009 | CIEEEE | | 31.5.2010 |
| 7 | Kumar Ch. R., Srivathsa S.K.: Hardware Implementation for Design of Modified Adaptive Median Filter for Image Processing. IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.3, 2010, 93-97 | 2010 | J | | 31.5.2010 |
| 8 | Prokin D., Prokin M.: Low Hardware Complexity Pipelined Rank Filter. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II, vol. 57, no. 6, 2010, p. 446-450 | 2010 | JIF | | 31.5.2010 |
| 9 | Hanumantharaju M.C., Ravishankar M., Rameshbabu D.R., Satish S.B.: An Efficient VLSI Architecture for Adaptive Rank Order Filter for Image Noise Removal. International Journal of Information and Electronics Engineering, Vol. 1, No. 1, 2011, p. 94-98 | 2011 | J | | 25.10.2011 |
| 10 | Baru V. B., Deokar C. S. VLSI Implementation of Image Segmentation with Resource Optimized Adaptive Median Filter. IJCA Proceedings on International Conference on VLSI, Communications and Instrumentation (ICVCI) (16):14–17, 2011 | 2011 | J | | 25.10.2011 |
| | | | | | |
| | Negoita M., Sekanina L., Stoica A.: Adaptive and Evolvable Hardware and Systems: The State of the Art and the Prospectus for Future Development. In Knowledge-Based Intelligent Information and Engineering Systems, LNCS 5179, Springer, 2008, p. 310-318 | | 1 | | |
| 1 | Uma Rajaram, Raja Paul Perinbam, Bharghava. EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation. IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, 2009 p. 41-48 | 2009 | J | | 3.3.2009 |
| 2 | Li Ping, Shi Yu: An adaptive binary particle swarm optimization for evolvable hardware. In Proc. of the 2nd International Conference on Industrial and Information Systems (IIS), IEEE, 2010, p. 98-101 | 2010 | CIEEEE | | 5.10.2010 |
| | | | | | |
| | Vašíček Z., Sekanina L.: Hardware accelerators for cartesian genetic programming. In Proceedings of the 11th European Conference on Genetic Programming (EuroGP 2008), LNCS 4971, Springer, p. 230–241 | | 1 | | |
| 1 | Houjun Liang, Wenjian Luo, Xufa Wang: A three-step decomposition method for the evolutionary design of sequential logic circuits. Genetic Programming and Evolvable Machines. Vol. 10, No. 3, 2009, p. 231-262 | 2009 | J | 1 | 27.4.2009 |
| 2 | Lewis T. E., Magoulas G. D.: Strategies to Minimise the Total Run Time of Cyclic Graph Based Genetic Programming with GPUs. Proc. of Genetic and Evolutionary Computing Conference 2009, ACM, 2009, p. 1379-1386 | 2009 | CACM | | 13.9.2009 |

| | | | | | |
|---|--|------|-------|---|------------|
| 3 | Li, Zhifang, Luo, Wenjian, Yue, Lihua, Wang, Xufa: Evolutionary Design of Relatively Large Combinational Circuits with an Extended Stepwise Dimension Reduction. Proc. of the Eighth IEEE International Conference on Dependable, Autonomic and Secure Computing, IEEE, 2009, p. 119-124 | 2009 | CIEEE | 1 | 20.1.2010 |
| 4 | Pedraza C. et al.: Genetic Algorithm for Boolean minimization in an FPGA cluster. The Journal of Supercomputing, 2011, Vol. 58, p. 244-252 | 2010 | J | | 31.5.2010 |
| 5 | Soleimani P., Sabbaghi-Nadooshan R., Mirzakuchaki S., Bagheri M.: Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits. International Journal of Computer Science Issues, Vol 8, No 3, 2011, p. 234-239 | 2011 | J | | 17.6.2011 |
| 6 | Soleimani P., Mirzakuchaki S., Mohammadi K., Bagheri M.: A Novel Evolutionary Design of Sequential Logic Circuits by Using Genetic Algorithm. International Journal of Modeling and Optimization, Vol. 1, No. 3, 2011, p. 231-235 | 2011 | J | | 25.10.2011 |
| 7 | NAVANEETHAKRISHNAN B., NEELAMEGAM P.: A Decade of Productive FPGA Utilization with Genetic Algorithms. Journal of Theoretical and Applied Information Technology. Vol. 35 No.2, 2012, p. 242-249 | 2012 | J | | 22.2.2012 |
| | | | | | |
| | Vasicek Z., Zadnik M., Sekanina L., Tobola J.: On Evolutionary Synthesis of Linear Transforms in FPGA. In: Evolvable Systems: From Biology to Hardware, LNCS 5216, Springer, 2008, p. 141-152 | | | 1 | |
| | Haddow P. C., Tyrrell A. M.: Challenges of evolvable hardware: past, present and the path to a promising future. Genetic Programming and Evolvable Machines. Vol. 12, No. 3., 2011, p. 183-215 | 2011 | JIF | 1 | 21.7.2011 |
| | | | | | |
| | Vasicek Z., Capka L., Sekanina L.: Analysis of Reconfiguration Options for a Reconfigurable Polymorphic Circuit. In: Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, IEEE CS, 2008, p. 3-10 | | | 1 | |
| 1 | Kia H. S., Ababei C.: Improving Fault Tolerance of Network-on-Chip Links via Minimal Redundancy and Reconfiguration, In 2011 International Conference on Reconfigurable Computing and FPGAs, IEEE, 2011, p.363-368 | 2011 | CIEEE | | 22.2.2012 |
| | | | | | |
| | Růžička R., Sekanina L., Prokop R.: Physical Demonstration of Polymorphic Self-checking Circuits. In: Proc. of the 14th IEEE Int. On-Line Testing Symposium., IEEE CS, 2008, p. 31-36 | | | 1 | |
| 1 | Hassan Hatefi Ardakani, Morteza Mashayekhi: A Self-Testing Method for Combinational Circuits Using Polymorphic Gates. In Proc. of the 1st Int'l Symposium on Quality Electronic Design-Asia, IEEE, 2009, p. 178-182 | 2009 | CIEEE | 1 | 13.9.2009 |
| 2 | Mashayekhi M., Ardakani H. H., Omidian A.: A New Efficient Scalable BIST Full Adder using Polymorphic Gates. World Academy of Science, Engineering and Technology Journal 61 2010, p. 283-286 | 2010 | J | | 31.5.2010 |
| 3 | Cady C.R.: Static and Dynamic Component Obfuscation on Reconfigurable Devices, Air Force Institute of Technology, Wright-Patterson Air Force Base, Ohio, MSc Thesis, 2010, 81 p. | 2010 | MSC | | 31.5.2010 |
| 4 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4,2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | 2007 | | | | |

| | | | | | | | |
|----|--|------|-------|---|------------|---|--|
| | Vašíček, Z., Sekanina, L.: Evaluation of a new platform for image filter evolution. In Proc. of the 2007 NASA/ESA Conference on Adaptive Hardware and Systems. IEEE Computer Society, 2007, p. 577–584 | | | | | 1 | |
| 1 | Harding, S.: Evolution of Image Filters on Graphics Processor Units Using Cartesian Genetic Programming. In 2008 IEEE World Congress on Computational Intelligence, Hong Kong: IEEE CIS, 2008, p. 1921-1928 | 2008 | CIEEE | 1 | 25.8.2008 | | |
| 2 | Kowaliw T., Banzhaf W., Kharma N., Harding S.: Evolving novel image features using Genetic Programming-based image transforms. In Proc. IEEE Congress on Evolutionary Computation, IEEE, 2009, p. 2502-2507 | 2009 | CIEEE | | 13.9.2009 | | |
| 3 | Harding S., Wolfgang B.: Genetic Programming on GPUs for Image Processing. In Proc. of the First Int. Workshop on Parallel and Bioinspired Algorithms (WPABA-2008), Complutense University of Madrid Press, Madrid, 2008, p. 65-72 | 2008 | C | | 13.9.2009 | | |
| 4 | Harding S., Banzhaf W.: Genetic programming on GPUs for image processing. International Journal of High Performance Systems Architecture, Vol. 1, No. 4, 2008, p. 231-240 | 2008 | J | | 13.9.2009 | | |
| 5 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, p. 164-169 | 2009 | CIEEE | 1 | 20.1.2010 | | |
| 6 | Bao Z., Watanabe T.: Mixed constrained image filter design using particle swarm optimization. Artif Life and Robotics, Vol. 15, No. 3, 2010, p. 363–368 | 2010 | J | | 25.11.2010 | | |
| 7 | Bao Z.G., Wang F.F., Zhao X.M., et al.: Fault-tolerant Image Filter Design using GA. TENCON IEEE Region 10 Conference Proceedings. IEEE, 2010, p. 897-902 | 2010 | CIEEE | 1 | 7.4.2011 | | |
| 8 | Bao Z., Wang F., Zhao X. Watanabe T.: Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEJ Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p. 584-591 | 2011 | J | | 7.4.2011 | | |
| 9 | Cancare F., Bhandariy B., Bartolini D.B., Carminati M., Santambrogio M.D.: A Bird's Eye View of FPGA-based Evolvable Hardware. In: Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, US, IEEE CS, 2011, s. 169-175 | 2011 | CIEEE | | 17.6.2011 | | |
| 10 | Zhiguo Bao, Fangfang Wang, Xiaoming Zhao, Takahiro Watanabe: Fault-tolerant image filter design using particle swarm optimization. Artificial Life and Robotics, 2011 Vol. 16, p. 333–337 | 2011 | J | | 22.2.2012 | | |
| | | | | | | | |
| | Vašíček, Z., Sekanina, L.: An Area-Efficient Alternative to Adaptive Median Filtering in FPGAs, In: Proc. of 2007 International Conference on Field Programmable Logic and Applications, Los Alamitos, US, IEEE CS, 2007, s. 216-221 | | | | | 1 | |
| 1 | XIAOXUAN SHE: Fast Evolution of Large Digital Circuits. WSEAS TRANSACTIONS on COMPUTERS. Issue 12, Volume 7, 2008, p. 1988-2000 | 2008 | J | | 3.3.2009 | | |
| 2 | Xiaoxuan She, Jinmei Lai: Self-Adaptive Evolution of Complex Logic Circuits. In: 2009 IEEE Workshop on Evolvable and Adaptive Hardware Proceedings, IEEE CIS, 2009, p. 47-53 | 2009 | CIEEE | 1 | 27.4.2009 | | |
| 3 | Xiaoxuan She: Digital circuit evolution for scalability. Proc. of 5th Southern Conference on Programmable Logic, IEEE 2009, p. 183-188 | 2009 | CIEEE | 1 | 13.9.2009 | | |
| 4 | Haixiang Bu, Liguang Chen, Jinmei Lai: LUT-based VRC model for random logic function evolution. Proc. of the IEEE 8th International Conference on ASIC, IEEE 2009, p. 117-121 | 2009 | CIEEE | 1 | 20.1.2010 | | |
| 5 | Tasdizen O., Hamzaoglu I.: Computation Reduction Techniques for Vector Median Filtering and their Hardware Implementation. In: Proc. of 13th Euromicro Conference on Digital System Design, Los Alamitos, US, IEEE CS, 2010, s. 731-736 | 2010 | CIEEE | | 5.10.2010 | | |

| | | | | | |
|---|--|------|-------|---|------------|
| 6 | Jain T., Bansod P., Kushwah C. B. S., Mewara M.: Reconfigurable Hardware for Median Filtering for Image Processing Applications. In the Third International Conference on Emerging Trends in Engineering and Technology. IEEE 2010, p. 172-175 | 2010 | CIEEE | | 7.4.2011 |
| 7 | Muhammad Noorazlan Shah Zainudin et al.: Feature Extraction on Medical Image Using 2D Gabor Filter. Applied Mechanics and Materials, Vol. 52-54, 2011, p. 2128-2132 | 2011 | J | | 7.4.2011 |
| | | | | | |
| | Slaný, K., Sekanina, L.: Fitness landscape analysis and image filter evolution using functional-level CGP. In Proc. of the 10th European Conference on Genetic Programming, LNCS 4445, Springer, 2007, p. 311–320 | | | 1 | |
| 1 | Harding, S.: Evolution of Image Filters on Graphics Processor Units Using Cartesian Genetic Programming. In 2008 IEEE World Congress on Computational Intelligence, Hong Kong: IEEE CIS, 2008, p. 1921-1928 | 2008 | CIEEE | 1 | 25.8.2008 |
| 2 | Hirayama Y., Clarke, T., Miller, J.: Fault Tolerant Control using Cartesian Genetic Programming. GECCO 2008, ACM, p. 1523-1530 | 2008 | CACM | | 25.8.2008 |
| 3 | Houjun Liang, Wenjian Luo, Xufa Wang: A three-step decomposition method for the evolutionary design of sequential logic circuits. Genetic Programming and Evolvable Machines. Vol. 10, No. 3, 2009, p. 231-262 | 2009 | J | 1 | 27.4.2009 |
| 4 | Harding S., Wolfgang B.: Genetic Programming on GPUs for Image Processing. In Proc. of the First Int. Workshop on Parallel and Bioinspired Algorithms (WPABA-2008), Complutense University of Madrid Press, Madrid, 2008, p. 65- | 2008 | C | | 13.9.2009 |
| 5 | Harding S., Banzhaf W.: Genetic programming on GPUs for image processing. International Journal of High Performance Systems Architecture, Vol. 1, No. 4, 2008, p. 231-240 | 2008 | J | | 13.9.2009 |
| 6 | Wu Y., McCall J., Corne D.: Fitness Landscape Analysis of Bayesian Network Structure Learning. In Proc. of the IEEE Congress on Evolutionary Computation, IEEE, 2011, p. 981-988 | 2011 | CIEEE | | 17.6.2011 |
| | | | | | |
| | Vašíček, Z., Sekanina, L.: Reducing the Area on a Chip Using a Bank of Evolved Filters. In: Proc. of the 7th Int. Conf. on Evolvable Systems: From Biology to Hardware, Wuhan, China, LNCS 4684, Springer, 2007, p. 222-232 | | | 1 | |
| 1 | Jie Li, Shitan Huang: Adaptive Salt & Pepper Noise Removal: A Functional Level Evolution based Approach. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 391-397 | 2008 | CIEEE | 1 | 25.8.2008 |
| 2 | Thivakaran T.K., Chandrasekaran R.M.: Machine Vision based Surface Roughness measurement with Evolvable Hardware Filter. In ICGST International Journal on Graphics, Vision and Image Processing Journal, Vol. 10, No. 3, 2010, p. 11-19 | 2010 | J | | 12.8.2010 |
| | | | | | |
| | Sekanina L.: Evolution of Polymorphic Self-Checking Circuits. In: Evolvable Systems: From Biology to Hardware, Berlin, LNCS, Springer, 2007, p. 186-197 | | | 1 | |
| 1 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | Gajda, Z., Sekanina, L.: Reducing the Number of Transistors in Digital Circuits Using Gate-Level Evolutionary Design. GECCO 2007, ACM, p. 245-252 | | | 1 | |
| 1 | Miller, J., Harding, S.: Cartesian Genetic Programming. GECCO 2008 Tutorials, ACM, p. 2701-2725 | 2008 | CACM | | 25.8.2008 |

| | | | | | |
|---|--|------|-------|---|------------|
| 2 | Negoita M., Hintea S.: Bio-Inspired Technologies for the Hardware of Adaptive Systems. Studies in Computational Intelligence, Volume 179, Springer 2009 | 2009 | B | | 3.3.2009 |
| 3 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | Vašíček Z., Sekanina L.: An Evolvable Hardware System in Xilinx Virtex II Pro FPGA. International Journal of Innovative Computing and Applications, Vol. 1, No. 1, 2007, p. 63-73 | | | 1 | |
| 1 | Zelinka I. et al.: Evoluční výpočetní techniky: Principy a aplikace. BEN - technická literatura, Praha 2009 | 2009 | CZ | | 3.3.2009 |
| 2 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, p. 164-169 | 2009 | CIEEE | 1 | 20.1.2010 |
| 3 | Fogel D. B.: Revisiting Overlooked Foundations of Evolutionary Computation: Part II. Cybernetics and Systems: An International Journal, vol. 41, No. 6, 2010, p. 407-415 | 2010 | JIF | | 5.10.2010 |
| 4 | Bao Z., Wang F., Zhao X. Watanabe T.: Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEJ Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p. 584-591 | 2011 | JIF | | 7.4.2011 |
| 5 | Hanumantharaju M.C., Ravishankar M., Rameshbabu D.R., Satish S.B.: An Efficient VLSI Architecture for Adaptive Rank Order Filter for Image Noise Removal. International Journal of Information and Electronics Engineering, Vol. 1, No. 1, 2011, p. 94-98 | 2011 | J | | 25.10.2011 |
| 6 | Ttofis C., Hadjitheophanous S., Georghiades A. S., Theocharides T.: Edge-Directed Hardware Architecture for Real-Time Disparity Map Computation. IEEE Transactions on Computers, 2012 (in press) | 2012 | JIF | | 22.2.2012 |
| | Sekanina L: Evolvable hardware: Tutorial, In: 2007 Genetic and Evolutionary Computational Conference, New York, USA, ACM, 2007, p. | | | 1 | |
| 1 | Uma Rajaram, Raja Paul Perinbam, Bharghava. EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation. IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, 2009 p. 41-48 | 2009 | J | | 3.3.2009 |
| 2 | Kumar Ch. Ravi, Srivathsa S. K.: EHW Architecture for Design of Adaptive Median Filter for Noise Reduction. European Journal of Scientific Research, Vol. 36 No.3, 2009, p. 473-479 | 2009 | J | | 20.1.2010 |
| 3 | Kumar Ch. R., Srivathsa S.K.: Hardware Implementation for Design of Modified Adaptive Median Filter for Image Processing. IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.3, 2010, 93-97 | 2010 | J | | 31.5.2010 |
| | Sekanina L: Evolutionary Functional Recovery in Virtual Reconfigurable Circuits. ACM Journal on Emerging Technologies in Computing Systems. Vol. 3, No. 2, 2007, p. 1-22 | | | 1 | |
| 1 | Hoelzl M., Rauschmayer A., Wirsing M.: Engineering of Software-Intensive Systems: State of the Art and Research Challenges. In: Software-Intensive Systems, LNCS 5380, Springer 2008, p. 1-44 | 2008 | LNCS | | 3.3.2009 |
| 2 | Hoelzl M., Wirsing M.: State of the Art for the Engineering of Software-Intensive Systems. Tech. Report, International Cooperation Activities in Future and Emergine ICTs, Priority 2 Information Society Technologies, Deliverable Number D3.1, 2007, 34 p. | 2007 | O | | 3.3.2009 |

| | | | | | |
|---|--|------|-------|---|------------|
| 3 | Cancare, F., Santambrogio M., Sciuto, D.: A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of 2010 IEEE International Symposium on of Circuits and Systems (ISCAS), 2010, p. 853-856 | 2010 | CIEEE | 1 | 12.8.2010 |
| 4 | Knieper T., Kaufmann P., Glette K., Platzner M., Torresen J.: Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In Proc. of Evolvable Systems: From Biology to Hardware. ICES 2010, LNCS 6274, Springer Verlag, 2010, p. 250-261 | 2010 | LNCS | 1 | 5.10.2010 |
| 5 | Cancare F., Bhandariy B., Bartolini D.B., Carminati M., Santambrogio M.D.: A Bird's Eye View of FPGA-based Evolvable Hardware. In: Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, US, IEEE CS, 2011, s. 169-175 | 2011 | CIEEE | | 17.6.2011 |
| 6 | CHU JIE et al.: Self-recovery of Motor Control Circuit Based on MFNNVRC. American Journal of Engineering and Technology Research, Vol. 11, No.9, 2011, p. 2589-2593 | 2011 | J | | 25.10.2011 |
| | | | | | |
| | Sekanina L., Martínek T.: Evolving Image Operators Directly in Hardware. In Genetic and Evolutionary Computation for Image Processing and Analysis, Hindawi USA, 2007, p. 93-112 | | | 1 | |
| 1 | Colton, S., Torres, P.: Evolving Approximate Image Filters. In Proc. of the EvoWorkshops 2009, LNCS 5484, 2009, p. 467-477 | 2009 | LNCS | 1 | 27.4.2009 |
| | | | | | |
| | Sekanina L: Evolved Computing Devices and the Implementation Problem. Minds and Machines, vol. 17, no. 3, 2007, p. 311-329 | | | 1 | |
| 1 | Hoffmann A: Can Machines Think? An Old Question Reformulated. MINDS AND MACHINES, vol. 20, no. 2, 203-212 | 2010 | JIF | 1 | 12.8.2010 |
| | | | | | |
| | Sekanina L: Design and Analysis of a New Self-Testing Adder Which Utilizes Polymorphic Gates. In: 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Gliwice, PL, IEEE CS, 2007, p. 243-246 | | | 1 | |
| 1 | Hassan Hatefi Ardakani, Morteza Mashayekhi: A Self-Testing Method for Combinational Circuits Using Polymorphic Gates. In Proc. of the 1st Int'l Symposium on Quality Electronic Design-Asia, IEEE, 2009, p. 178-182 | 2009 | CIEEE | 1 | 13.9.2009 |
| 2 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | 2006 | | | | |
| | Sekanina, L.: Evolutionary Design of Digital Circuits: Where Are Current Limits? In: Proc. of the First NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2006, p. 171-178. IEEE Computer Society Press, Los Alamitos (2006) | | | 1 | |
| 1 | Wang, J., Hao Piao, Ch., Ho Lee, Ch.: Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 23-34 | 2007 | LNCS | 1 | 1.9.2007 |
| 2 | Jin Wang and Chong Ho Lee: Introducing Partitioning Training Set Strategy to Intrinsic Incremental Evolution. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 272-282 | 2006 | LNAI | 1 | 29.1.2008 |

| | | | | | |
|----|--|------|-------|---|-----------|
| 3 | Skobtsov, Yu. A., Skobtsov, V. Yu.: Evolutionary Algorithms in CAD of Digital Systems. Proc. of CAD Systems in Microelectronics, CADSM '07. 9th International Conference - The Experience of Designing and Applications, IEEE, 2007, p. 444-447 | 2007 | CIEEE | | 29.1.2008 |
| 4 | Benkhelifa, E., Pipe, A., Dragffy, G., Nibouche, M.: Fitness Evaluation Expansion to Enhance GA's Performance in Evolvable Hardware. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 27-31 | 2008 | CIEEE | 1 | 25.8.2008 |
| 5 | Zhifang Li, Wenjian Luo, Xufa Wang: A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits. In: Proc. of the 8th Int. Conf. on Evolvable Systems: From Biology to Hardware, Prague, LNCS 5216, Springer, 2008, p. 47-58 | 2008 | LNCS | | 25.8.2008 |
| 6 | Tarau, P., Luderman, B.: Exact Combinational Logic Synthesis and Non-Standard Circuit Design. Proc. of ACM Computing Frontiers Conf., Ischia, ACM, 2008, p. 179 - 187 | 2008 | CACM | | 25.8.2008 |
| 7 | Shanthi AP, Parthasarathi R: Practical and scalable evolution of digital circuits. APPLIED SOFT COMPUTING, Vol. 9, No. 2, 2009, 618-624 | 2009 | JIF | 1 | 3.3.2009 |
| 8 | XIAOXUAN SHE: Fast Evolution of Large Digital Circuits. WSEAS TRANSACTIONS ON COMPUTERS. Issue 12, Volume 7, 2008, p. 1988-2000 | 2008 | JIF | | 3.3.2009 |
| 9 | Negoita M., Hintea S.: Bio-Inspired Technologies for the Hardware of Adaptive Systems. Studies in Computational Intelligence, Volume 179, Springer 2009 | 2009 | B | | 3.3.2009 |
| 10 | Xiaoxuan She, Jinmei Lai: Self-Adaptive Evolution of Complex Logic Circuits. In: 2009 IEEE Workshop on Evolvable and Adaptive Hardware Proceedings, IEEE CIS, 2009, p. 47-53 | 2009 | CIEEE | 1 | 27.4.2009 |
| 11 | Xiaoxuan She: Digital circuit evolution for scalability. Proc. of 5th Southern Conference on Programmable Logic, IEEE 2009, p. 183-188 | 2009 | CIEEE | 1 | 13.9.2009 |
| 12 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, 164-169 | 2009 | CIEEE | 1 | 20.1.2010 |
| 13 | Bao Z.G., Watanabe T.: Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, Vol. E93A, No. 1, 2010, 281-290 | 2010 | J | 1 | 31.5.2010 |
| 14 | Ledwith R. D., Miller J. F.: Introducing flexibility in digital circuit evolution: exploiting undefined values in binary truth tables. In Proc. of Evolvable Systems: From Biology to Hardware. ICES 2010, LNCS 6274, Springer Verlag, 2010, p. 25-36 | 2010 | LNCS | 1 | 5.10.2010 |
| 15 | Bao Z.G., Wang F.F., Zhao X.M., et al.: Fault-tolerant Image Filter Design using GA. TENCON IEEE Region 10 Conference Proceedings. IEEE, 2010, p. 897-902 | 2010 | CIEEE | 1 | 7.4.2011 |
| 16 | Kuyucu T.: Evolution of Circuits in Hardware and The Evolvability of Artificial Development. PhD thesis, University of York, 2010, p. 250 | 2010 | PHD | | 7.4.2011 |
| 17 | Bao Z., Wang F., Zhao X. Watanabe T.: Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEJ Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p.584-591 | 2011 | J | | 7.4.2011 |
| | | | | | |
| | Sekanina, L.: On Dependability of FPGA-Based Evolvable Hardware Systems That Utilize Virtual Reconfigurable Circuits. Proc. of ACM Computing Frontiers, ACM, New York, 2006, p. 221-228 | | 1 | | |
| 1 | Zhu, J., Li, Y., He, G., Xia, X: An Intrinsic Evolvable Hardware Based on Multiplexer Module Array. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 35-44 | 2007 | LNCS | 1 | 1.9.2007 |

| | | | | | |
|---|--|------|-------|---|------------|
| 2 | Nirmal Kumar P., Anandhi S., Perinbam J.: Evolving Virtual Reconfigurable Circuit for a Fault Tolerant System. Proc. IEEE Congress on Evolutionary Computation, Singapore, 2007 p. 1555-1561 | 2007 | CIEEE | 1 | 14.1.2008 |
| 3 | Nirmal Kumar P., Anandhi S., Elancheralathan M., Raja Paul Perinbam J.: Testing virtual reconfigurable circuit designed for a fault tolerant system. Journal of Computer Science, Vol. 3, No. 12, 2007, p. 934-938 | 2007 | J | | 3.12.2008 |
| | | | | | |
| | Sekanina, L., Vašíček, Z.: On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level. In: EvoWorkshops 2006. LNCS 3907, Springer, p. 344-355, 2006 | | | 1 | |
| 1 | Li, J., Huang, S.: Estimating Array Connectivity and Applying Multi-output Node Structure in Evolutionary Design of Digital Circuits. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 45-56 | 2007 | LNCS | 1 | 1.9.2007 |
| 2 | Li, J., Huang, S.: Evolving in Extended Hamming Distance Space: Hierarchical Mutation Strategy and Local Learning Principle for EHW. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 368-378 | 2007 | LNCS | 1 | 1.9.2007 |
| 3 | Miller, J., Harding, S.: Cartesian Genetic Programming. GECCO 2008 Tutorials, ACM, p. 2701-2725 | 2008 | CACM | | 25.8.2008 |
| 4 | Pan Z., Chen L., Zhang G.: Title: A new evolvable hardware approach to digital circuits using cultural algorithms. DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 14: 781-785 Part 2 Suppl. 2007 | 2007 | J | 1 | 3.12.2008 |
| | | | | | |
| | Sekanina, L., Martínek, T., Gajda, Z.: Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules. In: 2006 IEEE World Congress on Computational Intelligence, Vancouver CA, IEEE CIS, 2006, p. 9676-9683 | | | 1 | |
| 1 | Liang, H., Luo, W., Wang, X.: Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 331-342 | 2007 | LNCS | 1 | 1.9.2007 |
| 2 | XIAOXUAN SHE: Fast Evolution of Large Digital Circuits. WSEAS TRANSACTIONS on COMPUTERS. Issue 12, Volume 7, 2008, p. 1988-2000 | 2008 | J | | 3.3.2009 |
| 3 | Xiaoxuan She, Jinmei Lai: Self-Adaptive Evolution of Complex Logic Circuits. In: 2009 IEEE Workshop on Evolvable and Adaptive Hardware Proceedings, IEEE CIS, 2009, p. 47-53 | 2009 | CIEEE | 1 | 27.4.2009 |
| 4 | Khatir M, Jahangir AH, Beigy H: Investigating the Baldwin Effect on Cartesian Genetic Programming Efficiency. Proc. of the IEEE Congress on Evolutionary Computation, VOLS 1-8, 2008 p. 2360-2364 | 2008 | CIEEE | 1 | 27.4.2009 |
| 5 | Xiaoxuan She: Digital circuit evolution for scalability. Proc. of 5th Southern Conference on Programmable Logic, IEEE 2009, p. 183-188 | 2009 | CIEEE | 1 | 13.9.2009 |
| 6 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| 7 | Hosseini M., Mirzakuchaki S.: Edge Detection Based on Extrinsic Evolvable Hardware. International Journal of Computer and Electrical Engineering, Vol. 3, No. 2, April, 2011, p. 1793-8163 | 2011 | J | | 7.4.2011 |
| 8 | Beckerleg M., Collins J.: Using a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers. In Proc. of the World Congress on Engineering and Computer Science, Vol I, WCECS 2011, p. 1-6 | 2011 | CIEEE | | 22.2.2012 |
| | | | | | |

| | | | | | | | |
|---|--|------|-------|--|---|---|------------|
| | Sekanina, L., Stareček, L., Gajda, Z., Kotásek, Z.: Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage. In: Proc. of the 1st NASA/ESA Conference on Adaptive Hardware and Systems. IEEE CS, 2006, P. 186-193 | | | | | 1 | |
| 1 | Liang, H., Luo, W., Wang, X.: Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 331-342 | 2007 | LNCS | | 1 | | 1.9.2007 |
| 2 | Wenjian Luo, Zeming Zhang, Xufa Wang. Designing Polymorphic Circuits with Polymorphic Gates: a General Design Approach. IET Circuits, Devices & Systems, 1(6): 470-476, December, 2007 | 2007 | JIF | | 1 | | 14.5.2008 |
| 3 | Tarau, P., Luderman, B.: Exact Combinational Logic Synthesis and Non-Standard Circuit Design. Proc. of ACM Computing Frontiers Conf., Ischia, ACM, 2008, p. 179 - 187 | 2008 | CACM | | | | 25.8.2008 |
| 4 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | | 1 | | 3.12.2008 |
| 5 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | | 1 | | 25.11.2010 |
| | | | | | | | |
| | Sekanina L., Stareček L., Kotásek Z.: Novel Logic Circuits Controlled by Vdd. In: Proc. of 2006 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, Praha, IEEE CS, 2006, p. 85-86 | | | | | 1 | |
| | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | | 1 | | 25.11.2010 |
| | | | | | | | |
| | 2005 | | | | | | |
| | Sekanina, L., Bidlo, M.: Evolutionary Design of Arbitrarily Large Sorting Networks Using Development. Genetic Programming and Evolvable Machines. Vol. 6, No. 3, 2005, p. 319-347 | | | | | 1 | |
| 1 | White, S. K.: Reinforcement Programming: A New Technique in Automatic Algorithm Development. MSc. Thesis, Brigham Young University, USA, 2006, p. 58 | 2006 | MSC | | | | |
| 2 | Kowaliw, T., Grogono, P., Kharna, N., Environment as a Spatial Constraint on the Growth of Structural Form. In: GECCO 2007, ACM, p. 1037-1044 | 2007 | CACM | | 1 | | 21.6.2007 |
| 3 | Lehre, P. K.: Complexity and Geometry in Artificial Development. Norwegian University of Science and Technology. Doctoral theses at NTNU, 2006:141, 2006, p. 250 | 2006 | PHD | | | | 21.6.2007 |
| 4 | Kowaliw, T., Grogono, P., Kharna, N., The Evolution of Structural Design Through Artificial Embryogeny, IEEE Symposium Series on Computational Intelligence, IEEE-ALife 2007, p. 425 - 432 | 2007 | CIEEE | | 1 | | 21.6.2007 |
| 5 | Harding, S., Miller, J. F., Banzhaf, W.: Self-Modifying Cartesian Genetic Programming. In: GECCO 2007, ACM, p. 1021-1028 | 2007 | CACM | | | | 1.9.2007 |
| 6 | Tufte G., Haddow P.: Achieving Environmental Tolerance through the Initiation and Exploitation of External Information. IEEE Congress on Evolutionary Computation, Singapore, 2007 p. 2485-2492 | 2007 | CIEEE | | 1 | | 14.1.2008 |
| 7 | Tufte, G.: Discovery and Investigation of Inherent Scalability in Developmental Genomes. In: Proc. of the 8th Int. Conf. on Evolvable Systems: From Biology to Hardware, Prague, LNCS 5216, Springer, 2008, p. 189-200 | 2008 | LNCS | | | | 25.8.2008 |

| | | | | | |
|----|---|------|-------|---|-----------|
| 8 | Tuan-Hao Hoang, McKay, R. I., Essam D., Xuan Hoai Nguyen: Learning General Solutions through Multiple Evaluations during Development. In: Proc. of the 8th Int. Conf. on Evolvable Systems: From Biology to Hardware, Prague, LNCS 5216, Springer, 2008, p. 201-212 | 2008 | LNCS | | 25.8.2008 |
| 9 | Kowaliw, T.: A Good Number of Forms Fairly Beautiful, Ph.D. Thesis, Concordia University, 2007 | 2007 | PHD | | 25.8.2008 |
| 10 | Tufte, G.: Phenotypic, Developmental and Computational Resources: Scaling in Artificial Development. GECCO 2008, ACM, p. 859-866 | 2008 | CACM | | 25.8.2008 |
| 11 | Glette, K.: Design and Implementation of Scalable Online Evolvable Hardware Pattern Recognition Systems. PhD thesis, University of Oslo 2008, 120 p. | 2008 | PHD | | 3.12.2008 |
| 12 | Kubalik J.: Solving the Sorting Network Problem Using Iterative Optimization with Evolved Hypermutations. In Proc. of the Genetic and Evolutionary Computing Conference, 2009, ACM, p. 301-308 | 2009 | CACM | | 13.9.2009 |
| 13 | Haddow P., Hoye J.: Investigating the effect of regulatory decisions in a development model. In Proc. IEEE Congress on Evolutionary Computation, IEEE, 2009, p. 293-300 | 2009 | CIEEE | 1 | 13.9.2009 |
| 14 | Harding S., Miller J.F., Banzhaf W.: Developments in Cartesian Genetic Programming: Self-modifying CGP. Genetic Programming and Evolvable Machines 2010, vol. 11, no. 3-4, p. 397-439 | 2010 | JIF | 1 | 31.5.2010 |
| 15 | Tufte G.: From Evo to EvoDevo: Mapping and Adaptation in Artificial Development. In Evolutionary Computation, Wellington Pinheiro dos Santos (Ed.), INTECH, 2009, p. 1-20 | 2009 | BCH | | 5.10.2010 |
| 16 | Sapargaliyev Y., Kalganova T.: Automated synthesis of 8-Output Voltage Distributor using Incremental Evolution. In Proc. of 2010 NASA/ESA Conference on Adaptive Hardware and Systems, IEEE, 2010, p. 186-193 | 2010 | CIEEE | | 5.10.2010 |
| 17 | Hoang T. H., McKay R. I., Essam D., Hoai N. X.: On Synergistic Interactions Between Evolution, Development and Layered Learning. IEEE Trans. on Evolutionary Computation. Vol. 15, No. 3, 2011, p. 287-312 | 2011 | JIF | | 21.7.2011 |
| | | | | | |
| | Kořenek, J., Sekanina, L.: Intrinsic Evolution of Sorting Networks: A novel complete hardware implementation for FPGAs. In Proc. of Evolvable Systems: From Biology to Hardware ICES 2005, Barcelona, Spain, LNCS 3637, Springer Verlag, 2005, p. 46-55 | | | | |
| 1 | Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer Verlag, 2006 | 2006 | BCH | | |
| 2 | Jin Wang and Chong Ho Lee: Complete FPGA Implemented Evolvable Image Filters. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 767-777 | 2006 | LNAI | 1 | 29.1.2008 |
| 3 | Eduardo do Valle Simões: An Embedded Evolutionary Controller to Navigate a Population of Autonomous Robots. In Frontiers in Evolutionary Robotics, Hitoshi Iba (ed.), I-Tech Education and Publishing, Vienna, Austria, 2008, p. 339-464 | 2008 | BCH | | 3.3.2009 |
| 4 | Grozea, C., Bankovic, Z., and Laskov, P. FPGA vs. multi-core CPUs vs. GPUs: Hands-on experience with a sorting application. In Facing the Multi-Core Challenge. LNCS 6310, 2010, p. 105-117 | 2010 | LNCS | | 12.8.2010 |
| 5 | Valsalam V.K.: Utilizing Symmetry in Evolutionary Design. PhD Thesis, The University of Texas at Austin, 2010, 120 p. | 2010 | LNCS | | 21.7.2011 |
| | | | | | |
| | Zebulum R., Stoica A., Keymeulen D., Sekanina, L.: Evolvable Hardware System at Extreme Low Temperatures. In Proc. of Evolvable Systems: From Biology to Hardware ICES 2005, Barcelona, Spain, LNCS 3637, Springer Verlag, 2005, p. 37-45 | | | | |
| | | | | 1 | |

| | | | | | |
|---|--|------|-------|---|-----------|
| 1 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | 1 | 3.12.2008 |
| 2 | Zelinka I. et al.: Evoluční výpočetní techniky: Principy a aplikace. BEN - technická literatura, Praha 2009 | 2009 | CZ | | 3.3.2009 |
| 3 | Kyung-Joong Kim, Wong A., Lipson H.: Automated synthesis of resilient and tamper-evident analog circuits without a single point of failure. Genetic Programming and Evolvable Machines. Vol. 10, No. X, 2009 | 2010 | JIF | 1 | 13.9.2009 |
| 4 | Kyung-Joong Kim, Sung-Bae Cho: Automated synthesis of multiple analog circuits using evolutionary computation for redundancy-based fault-tolerance. Applied Soft Computing, Vol. 12, No. 4, 2012, p. 1309–1321 | 2012 | JIF | 1 | 22.2.2012 |
| | | | | | |
| | Sekanina L., Zebulum R. S.: Intrinsic Evolution of Controllable Oscillators in FPTA-2 In Proc. of Evolvable Systems: From Biology to Hardware ICES 2005, Barcelona, Spain, LNCS 3637, Springer Verlag, 2005, p. 98-107 | | | 1 | |
| 1 | ZHOU Yong-bin YANG Jun WANG Yue-ke: Comparative Study on Reconfigurable Devices for Analog Evolvable Hardware. In CHINESE JOURNAL OF ELECTRON DEVICES 31(4) 2008 | 2008 | J | | 3.3.2009 |
| 2 | Yuyu Wang, Yu Shi: The application of quantum-inspired evolutionary algorithm in analog evolvable hardware. In Proc. of the International Conference on Environmental Science and Information Application Technology (ESIAT), IEEE. | 2010 | CIEEE | | 5.10.2010 |
| | | | | | |
| | Sekanina, L.: Evolutionary Design of Gate-Level Polymorphic Digital Circuits. In: Applications of Evolutionary Computing, Lausanne, LNCS 3449, Springer Verlag, 2005, p. 185-194 | | | 1 | |
| 1 | Wenjian Luo, Zeming Zhang, Xufa Wang. Designing Polymorphic Circuits with Polymorphic Gates: a General Design Approach. IET Circuits, Devices & Systems, 1(6): 470-476, December, 2007 | 2007 | JIF | 1 | 14.5.2008 |
| 2 | Stomeo, E., Kalganova, T., Lambert. C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transaction Systems, Man and Cybernetics, Part B, Vol. 36, No. 5, 2006, p. 1024-1043 | 2006 | JIF | 1 | |
| 3 | Li, J., Huang, S.: Estimating Array Connectivity and Applying Multi-output Node Structure in Evolutionary Design of Digital Circuits. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 45-56 | 2007 | LNCS | 1 | 1.9.2007 |
| 4 | Liang, H., Luo, W., Wang, X.: Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 331-342 | 2007 | LNCS | 1 | 1.9.2007 |
| 5 | Li, J., Huang, S.: Evolving in Extended Hamming Distance Space: Hierarchical Mutation Strategy and Local Learning Principle for EHW. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 368-378 | 2007 | LNCS | 1 | 1.9.2007 |
| 6 | Tarau, P., Luderman, B.: Exact Combinational Logic Synthesis and Non-Standard Circuit Design. Proc. of ACM Computing Frontiers Conf., Ischia, ACM, 2008, p. 179 - 187 | 2008 | CACM | | 25.8.2008 |
| 7 | Houjun Liang, Wenjian Luo, Xufa Wang: A three-step decomposition method for the evolutionary design of sequential logic circuits. Genetic Programming and Evolvable Machines. Vol. 10, No. 3, 2009, p. 231-262 | 2009 | J | 1 | 27.4.2009 |
| 8 | Oltean M, Grosan C, Diosan L, et al.: Genetic Programming with Linear Representation: A Survey. Int. Journal on Artificial Intelligence Tools, Vol. 18, No. 2, 2009, p. 197-238 | 2009 | JIF | 1 | 13.9.2009 |

| | | | | | |
|----|--|------|-------|---|------------|
| 9 | Li, Zhifang, Luo, Wenjian, Yue, Lihua, Wang, Xufa: Evolutionary Design of Relatively Large Combinational Circuits with an Extended Stepwise Dimension Reduction. Proc. of the Eighth IEEE International Conference on Dependable, Autonomic and Secure Computing, IEEE, 2009, p. 119-124 | 2009 | CIEEE | 1 | 20.1.2010 |
| 10 | Bao Z.G., Watanabe T.: Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, Vol. E93A, No. 1, 2010, 281-290 | 2010 | J | 1 | 31.5.2010 |
| 11 | Bremner P. et al.: Evolving Digital Circuits Using Complex Building Blocks. In Proc. of Evolvable Systems: From Biology to Hardware. ICES 2010, LNCS 6274, Springer Verlag, 2010, p. 37-48 | 2010 | LNCS | 1 | 5.10.2010 |
| 12 | Houjun Liang, Wenjian Luo, Zhifang Li, Xufa Wang: Designing Combinational Circuits with an Evolutionary Algorithm Based on the Repair Technique. In Proc. of Evolvable Systems: From Biology to Hardware. ICES 2010, LNCS 6274, Springer Verlag, 2010, p. 193-201 | 2010 | LNCS | 1 | 5.10.2010 |
| 13 | Knieper T., Kaufmann P., Glette K., Platzner M., Torresen J.: Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In Proc. of Evolvable Systems: From Biology to Hardware. ICES 2010, LNCS 6274, Springer Verlag, 2010, p. 250-261 | 2010 | LNCS | 1 | 5.10.2010 |
| 14 | Bremner P., Samie M., Dragffy G., Pipe A., Liu Y.: Evolving Cell Array Configurations Using CGP. In Proc. of the 14th European Conference on Genetic Programming, Springer, LNCS 6621, 2011, p. 73-84 | 2011 | LNCS | 1 | 17.6.2011 |
| 15 | Falkinburg J. L.: Dynamic Polymorphic Reconfiguration to Effectively Cloak a Circuit's Function. Master Thesis, AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOL OF ENGINEERING AND MANAGEMENT, 2011, 126 p. | 2011 | MSC | | 17.6.2011 |
| 16 | Slowik A.: Evolutionary design of polymorphic digital circuits. In Proc. of the 7th International Conference on New Electrical and Electronic Technologies and Their Industrial Implementation (Abstracts), Zakopane, 2011, p. 97 | 2011 | C | | 21.7.2011 |
| | | | | | |
| | Sekanina, L.: Design Methods for Polymorphic Digital Circuits. In: Proc. of 8th IEEE Design and Diagnostic of Electronic Circuits and Systems Workshop, Sopron, HU, UWH, 2005, p. 145-150 | | | 1 | |
| 1 | Stomeo, E., Kaganova, T., Lambert. C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transaction Systems, Man and Cybernetics, Part B, Vol. 36, No. 5, 2006, p. 1024-1043 | 2006 | JIF | 1 | |
| 2 | Li, J., Huang, S.: Estimating Array Connectivity and Applying Multi-output Node Structure in Evolutionary Design of Digital Circuits. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 45-56 | 2007 | LNCS | 1 | 1.9.2007 |
| 3 | Li, J., Huang, S.: Evolving in Extended Hamming Distance Space: Hierarchical Mutation Strategy and Local Learning Principle for EHW. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 368-378 | 2007 | LNCS | 1 | 1.9.2007 |
| 4 | Wenjian Luo, Zeming Zhang, Xufa Wang. Designing Polymorphic Circuits with Polymorphic Gates: a General Design Approach. IET Circuits, Devices & Systems, 1(6): 470-476, December, 2007 | 2007 | JIF | 1 | 14.5.2008 |
| 5 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | Martínek, T., Sekanina, L.: An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 76-85 | | | 1 | |

| | | | | | |
|----|--|------|-------|---|------------|
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Glette, K., Torresen, J.: On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition. In Proc. of 1 st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 373-380 | 2006 | CIEEE | 1 | |
| 3 | Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer Verlag, 2006 | 2006 | BCH | | |
| 4 | Jin Wang, Chang Hao Piao, and Chong Ho Lee: FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates. Adaptive and Natural Computing Algorithms, 8th International Conference, ICANNGA 2007, Warsaw, Poland, Springer, LNCS 4431, 2007, p. 286-295 | 2007 | LNCS | 1 | 29.1.2008 |
| 5 | Jin Wang and Chong Ho Lee: Complete FPGA Implemented Evolvable Image Filters. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 767-777 | 2006 | LNAI | 1 | 29.1.2008 |
| 6 | Hirayama Y., Clarke, T., Miller, J.: Fault Tolerant Control using Cartesian Genetic Programming. GECCO 2008, ACM, p. 1523-1530 | 2008 | CACM | | 25.8.2008 |
| 7 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | 1 | 3.12.2008 |
| 8 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, p. 164-169 | 2009 | CIEEE | 1 | 20.1.2010 |
| 7 | Bao Z., Watanabe T.: Mixed constrained image filter design using particle swarm optimization. Artif Life and Robotics, Vol. 15, No. 3, 2010, p. 363-368 | 2010 | J | | 25.11.2010 |
| 8 | Bao Z.G., Wang F.F., Zhao X.M., et al.: Fault-tolerant Image Filter Design using GA. TENCON IEEE Region 10 Conference Proceedings. IEEE, 2010, p. 897-902 | 2010 | CIEEE | 1 | 7.4.2011 |
| 9 | Bao Z., Wang F., Zhao X. Watanabe T.: Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEJ Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p. 584-591 | 2011 | J | | 7.4.2011 |
| 10 | Zhiguo Bao, Fangfang Wang, Xiaoming Zhao, Takahiro Watanabe: Fault-tolerant image filter design using particle swarm optimization. Artificial Life and Robotics, 2011 Vol. 16, p. 333-337 | 2011 | J | | 22.2.2012 |
| | Sekanina, L.: Intrinsic Evolution of Controllable Oscillators in FPTA-2. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 98-107 | | | 1 | |
| 1 | Trefzer, M., Langeheine, J., Meier, K., Schemmel, J.: A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures. In Proc. of 1st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 32-39 | 2006 | CIEEE | 1 | |
| 2 | Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer Verlag, 2006 | 2006 | BCH | | |
| | Bidlo, M., Sekanina, L.: Providing Information from the Environment for Growing Electronic Circuits Through Polymorphic Gates. In: Proc. of Genetic and Evolutionary Computation Conference - Workshops 2005, New York, US, ACM, 2005, p. 242-248 | | | 1 | |
| 1 | Aggarwal, V., Berggren, K., O'Reilly, U.-M.: On the Evolvable Hardware Approach to Electronic Design Invention. In Proc. of 2007 IEEE Workshop on Evolvable and Adaptive Hardware, April, 2007 | 2007 | CIEEE | | 21.6.2007 |
| 2 | Liang, H., Luo, W., Wang, X.: Designing Polymorphic Circuits with Evolutionary Algorithm Based on Weighted Sum Method. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 331-342 | 2007 | LNCS | 1 | 1.9.2007 |

| | | | | | |
|---|--|------|-------|---|------------|
| 3 | Wenjian Luo, Zeming Zhang, Xufa Wang. Designing Polymorphic Circuits with Polymorphic Gates: a General Design Approach. IET Circuits, Devices & Systems, 1(6): 470-476, December, 2007 | 2007 | JIF | 1 | 14.5.2008 |
| 4 | Zhifang, L., Luo, W., Yue, L., Wang, X: On the completeness of the polymorphic gate set. ACM Trans. Des. Autom. Electron. Syst. Vol. 15, No. 4, 2010, p. 25 | 2010 | JIF | 1 | 25.11.2010 |
| | | | | | |
| | Pečenka T., Kotásek Z., Sekanina L., Strnadel J.: Automatic Discovery of RTL Benchmark Circuits with Predefined Testability Properties, In: Proc. of the 2005 NASA/DoD Conference on Evolvable Hardware, Los Alamitos, USA, IEEE, 2005, p. 51-58 | | | 1 | |
| 1 | Negoita M., Hintea S.: Bio-Inspired Technologies for the Hardware of Adaptive Systems. Studies in Computational Intelligence, Volume 179, Springer 2009 | 2009 | B | | 3.3.2009 |
| 2 | Wei-Min Wu, Min-Chuan Chen: USAT: An Integrated Platform for Satisfiability Solving and Model Checking. In Proc. of the 2008 International Conference on Computer Science and Software Engineering, IEEE, 2008, p. 87-90 | 2008 | CIEEE | | 13.9.2009 |
| 3 | Seyyed Mahdavi S.J., Mohammadi K.: Reliability enhancement of digital combinational circuits based on evolutionary approach. Microelectronics Reliability, Vol. 50, 2010, p. 415-423 | 2010 | JIF | | 31.5.2010 |
| 4 | Haddow P. C., Tyrrell A. M.: Challenges of evolvable hardware: past, present and the path to a promising future. Genetic Programming and Evolvable Machines. Vol. 12, No. 3., 2011, p. 183-215 | 2011 | JIF | | 21.7.2011 |
| 5 | Vijayalaxmi, Chandrashekhar S. Adiga, Harish S.V.: FPGA based Reconfigurable Computing Systems: A New Design Approach - A Review. Advanced Materials Research Vols. 403-408 (2012) p. 4272-4278 | 2012 | J | | 22.2.2012 |
| | | | | | |
| | 2004 | | | | |
| | Sekanina, L.: Evolving Constructors for Infinitely Growing Sorting Networks and Medians. In: SOFSEM: Theory and Practice of Computer Science, Měříň, ČR, LNCS 2932, Springer Verlag, 2004, p. 314-323 | | | 1 | |
| 1 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| 2 | Graham, L., Masum, H., Oppacher, F.: Statistical Analysis of Heuristics for Evolving Sorting Networks. In Genetic and Evolutionary Computation Conference 2005, Vol. 2, ACM, New York, p. 265-1270 | 2005 | CACM | | |
| 3 | Graham K. L., Oppacher, F.: Test Case Quality Measures in the Optimization of a Genetic Algorithm for Sorting Networks. Proceedings of the 2006 International Conference on Artificial Intelligence, ICAI 2006, Las Vegas, Nevada, USA, CSREA Press, 2006, 203-209 | 2006 | C | | 29.1.2008 |
| 4 | Graham K. L., Oppacher, F.: Analysis of a restricted test case set for a sorting network genetic algorithm. IASTED International Conference on Artificial Intelligence and Applications, part of the 25th Multi-Conference on Applied Informatics, Innsbruck, Austria, IASTED/ACTA Press, 2007, p. 470-475 | 2007 | C | | 29.1.2008 |
| | | | | | |
| | Sekanina, L., Drábek, V.: Theory and applications of evolvable embedded systems. In Proc. of the 11th IEEE Int. Conference and Workshop on the Engineering of Computer-Based Systems. IEEE CS Press, 2004, pp. 186-193 | | | 1 | |
| 1 | Sapargaliyev, Y., Kalganova, T.: EHW from Consumer Point of View: Consumer-Triggered Evolution. Transactions on engineering, computing and technology, Enformatika, Vol. 7., August, 2005, p. 225-230 | 2005 | J | 1 | |
| 2 | Abubakr, M., Vinay, R. M.: Architecture for Pseudo Acausal Evolvable Embedded Systems. ArXiv e-prints. 2007arXiv0704.0985A, Vol. 704, 04/2007 | 2007 | O | | 21.6.2007 |

| | | | | | |
|---|---|------|-------|---|------------|
| 3 | van Leeuwen, J., Wiedermann, J.: A Theory of Interactive Computation. – A chapter in: Interactive Computation: The New Paradigm, pp. 119–142, in: Goldin, D., Smolka, S. A., Wegner, P. (Eds.) Springer Verlag, XV, 487 p., 84 illus., Hardcover, 2006 | 2006 | BCH | | 29.1.2008 |
| 4 | Song XK, Zhang W, Li QL: Design of a Medical Sensor's Key Circuits Based on Evolvable Hardware. Proc. of the 2nd Int. Symposium on Intelligent Information Technology Application, VOL II, IEEE, 2008, p. 229-233 | 2008 | CIEEE | 1 | 27.4.2009 |
| 5 | Xuekun Song, Zhansheng Yang, Jinchuang Zhao: Preliminary Research of a Medical Sensor Design by Evolution. Proc. of the International Seminar on Future Information Technology and Management Engineering, IEEE, 2008, p. 300-303 | 2008 | CIEEE | 1 | 13.9.2009 |
| 6 | US Patent 7817652B1 | 2010 | P | | 7.4.2011 |
| 7 | US Patent 7882280B2 | 2011 | P | | 7.4.2011 |
| 8 | MAN Meng-hua, YUAN Liang, JU Zheng-quan, XIE Shuang-jian, CHU Jie: Research on Gate-level Online Self-repairing Technology for Embedded System. Computer Engineering, Vol. 37, No. 19, p. 9-11 | 2011 | J | | 25.10.2011 |
| | | | | | |
| | Sekanina, L.: Evolvable computing by means of evolvable components. Natural Computing, Vol. 3, No. 3, 2004, p. 323-355 | | | 1 | |
| 1 | Howse, M., Kemp, J.: Ap – fm01. In Proc. of COSIGN 2004: Computational Semiotics, Split, University of Split, p. 3 | 2004 | C | | |
| 2 | Gutuleac E., Turcanu I., Gutuleac E.: VMPN–Software Tool for Performance Modeling of Dynamic Modifiable Structure Systems with Timed Membrane Petri Nets. In Proc. of 9th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS, Suceava, Romania, 2008, p. 149-155 | 2008 | C | | 3.3.2009 |
| | | | | | |
| | Sekanina, L.: Evolvable components, Springer, Natural Computing series, 2004 | | | 1 | |
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Prodan, L.: Self-Repairing Memory Arrays Inspired by Biological Processes. Ph.D. Thesis, Universitatea "Politehnica" din Timisoara, 2005, 190 p. | 2005 | PHD | | |
| 3 | Garmendia-Doval, A. B., Miller J., Morley S. D.: Cartesian Genetic Programming and the Post Docking Filtering Problem. In: Genetic Programming Theory and Practice II (ed. by Una-May O'Reilly et al.) Springer Verlag 2005, p. 225-244 | 2005 | BCH | 1 | |
| 4 | Stomeo, E., Kalganova, T., Lambert, C.: Generalized Disjunction Decomposition for the Evolution of Programmable Logic Array Structures. In Proc. of 1st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 179-185 | 2006 | CIEEE | 1 | |
| 5 | Matoušek, R., Daněk, M., Kubátová, H.: Perspektivy dynamické rekonfigurace programovatelných polí FPGA. Sdělovací technika 4/2006, p. 3-6 | 2006 | CZ | | |
| 6 | Sapargaliyev, Y., Kalganova, T.: EHW from Consumer Point of View: Consumer-Triggered Evolution. Transactions on engineering, computing and technology, Enformatika, Vol. 7., August, 2005, p. 225-230 | 2005 | J | 1 | |
| 7 | Miller, J., Smith, S.: Redundancy and Computational Efficiency in Cartesian Genetic Programming. IEEE Trans. on Evolutionary Computing, Vol. 10, No. 2, 2006, p. 167-174 | 2006 | JIF | 1 | |
| 8 | Arslan, T.: Book Review: Evolvable Components—From Theory to Hardware Implementations. Genetic Programming and Evolvable Machines. Vol. 6, No. 3., 2005. | 2005 | J | | |
| 9 | Harding, S., Miller, J.: Evolution of Robot Controller Using Cartesian Genetic Programming. In Proc. of the 8th European Conference on Genetic Programming, Lausanne, LNCS 3447, Springer-Verlag, Berlin, 2005, p. 62-73 | 2005 | LNCS | 1 | |

| | | | | | |
|----|---|------|------|---|-----------|
| 10 | Langdon, W. B., Gustafson, S.: Genetic Programming and Evolvable Machines: Five Years of Reviews, Genetic Programming and Evolvable Machines, Vol. 6, No. 2, p. 221-228, 2005 | 2005 | J | | |
| 11 | Computing Reviews, December 2004, p. 758-759 (Dan He) | 2004 | J | | |
| 12 | Torresen, J.: An Evolvable Hardware Tutorial. In Proc. of the 14th Field Programmable Logic and Applications FPL 2004 conference. Antwerp, Belgium, LNCS 3203, Springer Verlag, Berlin 2004, p. 821-830 | 2004 | LNCS | 1 | |
| 13 | Terry, M. A.: Evolving Circuits on a Field Programmable Analog Array Using Genetic Programming. MSc. Thesis, MIT, 2005, 60 p. | 2005 | MSC | | 21.6.2007 |
| 14 | Wang Ping, Yan Jing-feng, Xu Jiang-dong: Circuit Automatic Design Based on Evolutionary Algorithm. Computer Technology and Development. Vol.16, No.1 2006, p. 47-48, 51 | 2006 | J | | 21.6.2007 |
| 15 | Abubakr, M., Vinay, R. M.: Architecture for Pseudo Acausal Evolvable Embedded Systems. ArXiv e-prints. 2007arXiv0704.0985A, Vol. 704, 04/2007 | 2007 | O | | 21.6.2007 |
| 16 | WANG Ping, ZENG San-you, YAN Jing-feng: Implementation of logic function simplification using genetic algorithm. Computer engineering and design. Vol. 27, No.3, 2006, p. 365-366, 375 | 2006 | J | | 21.6.2007 |
| 17 | Leandro Nunes de Castro: Fundamentals of natural computing: an overview. Physics of Life Reviews 4 (2007) 1–36 | 2007 | JIF | 1 | 21.6.2007 |
| 18 | Dewey-Hagborg, H.: Creating Creativity. Master Thesis, Tisch School of the Arts, New York University, 2007, 44 p. | 2007 | MSC | | 1.9.2007 |
| 19 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |
| 20 | Seda, M.: Heuristic Set-Covering-Based Postprocessing for Improving the Quine-McCluskey Method. Proc. of World Academy of Science, Engineering and Technology. Vol. 23, August 2007, p. 256-260 | 2007 | J | | 29.1.2008 |
| 21 | Sanchez, Christopher Delano: A Circuit Based Evolvable Hardware Architecture. MSc Thesis, MIT 2006, 72 p. | 2006 | MSC | | 14.5.2008 |
| 22 | Poli, R., Langdon, W. B., McPhee, N. F.: A field guide to genetic programming. Published via lulu.com, 2008, 250 pp | 2008 | B | | 14.5.2008 |
| 23 | Fulcher, J.: Computational Intelligence: An Introduction, Studies in Computational Intelligence (SCI) 115, Springer 2008, p. 3–78 | 2008 | BCH | | 25.8.2008 |
| 24 | de Garis, H.: Artificial Brains: An Evolved Neural Net Module Approach, Studies in Computational Intelligence (SCI) 115, Springer 2008, p. 797–848 | 2008 | BCH | | 25.8.2008 |
| 25 | Langdon, W. B. et al.: Genetic Programming: An Introduction and Tutorial, with a Survey of Techniques and Applications, Studies in Computational Intelligence (SCI) 115, Springer 2008, p. 927–1028 | 2008 | BCH | | 25.8.2008 |
| 26 | Knieper T., Defo B., Kaufmann P., Platzner M.: On robust evolution of digital hardware. In 2nd International Conference on Biologically-Inspired Collaborative Computing held at the 20th World Computer Congress, SEP 08-09, 2008 Milan, ITALY. IFIP 268, 2008, p. 213-222. | 2008 | C | 1 | 25.8.2008 |
| 27 | Miller, J., Harding, S.: Cartesian Genetic Programming. GECCO 2008 Tutorials, ACM, p. 2701-2725 | 2008 | CACM | | 25.8.2008 |
| 28 | Kaeslin, H.: Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge University Press 2008 | 2008 | B | | 3.12.2008 |
| 29 | Glette, K.: Design and Implementation of Scalable Online Evolvable Hardware Pattern Recognition Systems. PhD thesis, University of Oslo 2008, 120 p. | 2008 | PHD | | 3.12.2008 |
| 30 | Wang P., Zeng S., Yan J., Xu H.: Title: Using multi-objective evolutionary algorithm in PLD model to implement the automatic design of logic circuits. In Proc. of 2nd International Symposium on Intelligence Computation and Application (ISICA 2007), p. 21-23 | 2007 | C | 1 | 3.12.2008 |
| 31 | Yuan L., Huang F., Liu WB., Liu WJ.: Title: FPGA-based experimentation for tmr structure and evolutionary approach of self-recovering. In Proceedings of the First International Conference on Maintenance Engineering, SCIENCE PRESS BEIJING, Chengdu, China, 2006, p. 172-179 | 2006 | C | 1 | 3.12.2008 |

| | | | | | |
|----|--|------|-------|---|------------|
| 32 | Philippe J. M. et al.: First Annual Research Report On Sane Hardware Architectures and Technologies. EU project Contract Number: IST027611, 2006, 74 p. | 2006 | O | | 3.12.2008 |
| 33 | Zelinka I. et al.: Evoluční výpočetní techniky: Principy a aplikace. BEN - technická literatura, Praha 2009 | 2009 | CZ | | 3.3.2009 |
| 34 | Negoita M., Hintea S.: Bio-Inspired Technologies for the Hardware of Adaptive Systems. Studies in Computational Intelligence, Volume 179, Springer 2009 | 2009 | B | | 3.3.2009 |
| 35 | Šeda M.: Edice habilitační a inaugurační spisy, sv. 276, Vysoké učení technické v Brně, Brno 2008, p. 40 | 2008 | O | | 13.9.2009 |
| 36 | Iordache O.: Evolvable Designs of Experiments - Applications for Circuits. Wiley-VCH Verlag, 2009 | 2009 | B | | 13.9.2009 |
| 37 | Floreano D., Mattiussi C.: Bio-Inspired Artificial Intelligence - Theories, Methods, and Technology. The MIT Press, 2008 | 2008 | B | | 13.9.2009 |
| 38 | Upegui A.: Dynamically Reconfigurable Hardware for Evolving Bio-Inspired Architectures. In Chiong R. (Ed.): Intelligent Systems for Automated Learning and Adaptation: Emerging Trends and Applications, Information Science Reference 2009, p. 1-22 | 2009 | BCH | | 19.10.2009 |
| 39 | Cai X.: A multi-objective GP-PSO hybrid algorithm for gene regulatory network. PhD Thesis, Kansas State University, Manhattan, Kansas, 2009, p. 130 | 2009 | PHD | | 19.10.2009 |
| 40 | Fan Xiong; Rafla, N.I.: On-chip intrinsic evolution methodology for sequential logic circuit design. In 52nd IEEE International Midwest Symposium on Circuits and Systems. MWSCAS '09. IEEE, 2009, p. 200-203 | 2009 | CIEEE | 1 | 19.10.2009 |
| 41 | Michalski A.: Review of Evolvable Componnets. Zentralblatt MATH Database, Vol. 1056, 2007 | 2007 | O | | 19.10.2009 |
| 42 | Fučík O.: Rekonfigurovatelné výpočetní platformy. Habilitační práce. Fakulta informačních technologií, VUT v Brně, 2008 | 2008 | O | | 19.10.2009 |
| 43 | Burian P.: Návrh číslicových obvodů za pomoci evolučních výpočetních technik. Automatizace, Vol. 52, No. 3, 2009, p. 178-180 | 2009 | CZ | | 19.10.2009 |
| 44 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, p. 164-169 | 2009 | CIEEE | 1 | 20.1.2010 |
| 45 | Burian, P.: Evolutionary FIR filter. In Proc. of Applied Electronics, IEEE 2009, p. 69-72 | 2009 | CIEEE | 1 | 20.1.2010 |
| 46 | XINYE CAI: A MULTI-OBJECTIVE GP-PSO HYBRID ALGORITHM FOR GENE REGULATORY NETWORK MODELING. PhD thesis, KANSAS STATE UNIVERSITY, 2009, p. 130 | 2009 | PHD | | 31.5.2010 |
| 47 | Koza J.: Human-competitive results produced by genetic programming. Genetic Programming and Evolvable Machines 2010, vol. 11, no. 3-4, p. 251-284 | 2010 | JIF | 1 | 31.5.2010 |
| 48 | Pedraza C. et al.: FPGA Cluster Accelerated Boolean Synthesis. In Proceedings of the International Conference on Computational and Mathematical Methods in Science and Engineering, CMMSE 2009, p. 806-816 | 2009 | C | | 12.8.2010 |
| 49 | Harding S., Miller J. F.: Evolution in Materio. In Encyclopedia of Complexity and Systems Science, 2009, Part 5, 3220-3233 | 2009 | BCH | | 5.10.2010 |
| 50 | Smith F.: A Virtual VLSI Architecture for Computer Hardware Evolution. Proceedings of the 2010 Annual Research Conference of the South African Institute of Computer Scientists and Information Technologists, ACM, 2010, p. 294-303 | 2010 | CACM | | 7.4.2011 |
| 51 | Burian, P.: Cartesian Genetic Programming Using Bit Representation. In Proc. of the 18th Telecommunications forum TELFOR, 2010, p. 803-806 | 2010 | C | | 7.4.2011 |
| 52 | Bao Z., Wang F., Zhao X. Watanabe T.: Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEJ Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p. 584-591 | 2011 | J | | 7.4.2011 |

| | | | | | |
|----|--|------|-------|---|------------|
| 53 | Matevska J.: Rekonfiguration komponentenbasierter Softwaresysteme zur Laufzeit. VIEWEG+TEUBNER Research 2010. 331 p. | 2010 | B | | 17.6.2011 |
| 54 | Morales Reyes A.: Fault Tolerant and Dynamic Evolutionary Optimization Engines. PhD Thesis, The University of Edinburgh, 2011, 214 p. | 2011 | PHD | | 17.6.2011 |
| 55 | Krasteva Y. E., Portilla J., Tobajas Guerrero F., de la Torrea E.: Using Partial Reconfiguration for SoC Design and Implementation. Proceedings of VLSI Circuits and Systems IV, SPIE, 2009, 12 p. | 2009 | C | | 21.7.2011 |
| 56 | Squillero G.: Artificial evolution in computer aided design: from the optimization of parameters to the creation of assembly programs. Computing, 2011, Vol. 93, p. 103-120 | 2011 | JIF | | 25.10.2011 |
| 57 | Zhiguo Bao, Fangfang Wang, Xiaoming Zhao, Takahiro Watanabe: Fault-tolerant image filter design using particle swarm optimization. Artificial Life and Robotics, 2011 Vol. 16, p. 333-337 | 2011 | J | | 22.2.2012 |
| | | | | | |
| | Torresen, J., Bakke, J., Sekanina, L.: Recognizing speed limit sign numbers by evolvable hardware. In Proc. of Parallel Problem Solving from Nature PPSN VIII, LNCS 3242, Berlin, 2004, p. 682-691 | | | 1 | |
| 1 | Stomeo, E., Kalganova, T., Lambert. C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transaction Systems, Man and Cybernetics, Part B, Vol. 36, No. 5, 2006, p. 1024-1043 | 2006 | JIF | 1 | |
| 2 | Hardware. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY VOLUME 12 MARCH 2006, p. 123-129 | 2006 | J | | |
| 3 | Sapargaliyev, Y., Kalganova, T.: EHW from Consumer Point of View: Consumer-Triggered Evolution. Transactions on engineering, computing and technology, Enformatika, Vol. 7., August, 2005, p. 225-230 | 2005 | J | 1 | |
| 4 | Glette K., Torresen, J., Yasunaga, M.: An Online EHW Pattern Recognition System Applied to Face Image Recognition. EvoWorkshops 2007, LNCS 4448, p. 271-280, 2007 | 2007 | LNCS | 1 | 21.6.2007 |
| 5 | Jin Wang, Chang Hao Piao, and Chong Ho Lee: FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates. Adaptive and Natural Computing Algorithms, 8th International Conference, ICANNGA 2007, Warsaw, Poland, Springer, LNCS 4431, 2007, p. 286-295 | 2007 | LNCS | 1 | 29.1.2008 |
| 6 | Glette K, Torresen J, Yasunaga M: Online evolution for a high-speed image recognition system implemented on a Virtex-II Pro FPGA. In proc. of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems, IEEE, 2007, p. 463-470 | 2007 | CIEEE | 1 | 27.4.2009 |
| 7 | Bao Z.G., Watanabe T.: Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, Vol. E93A, No. 1, 2010, 281-290 | 2010 | J | 1 | 31.5.2010 |
| 8 | Glette K., Torresen J., Yasunaga M.: Online Evolvable Pattern Recognition Hardware. In S. Cagnoni (Ed.): Evolutionary Image Analysis and Signal Processing, SCI 213, 2009, p. 41-54 | 2009 | BCH | | 22.2.2012 |
| | | | | | |
| | Torresen, J., Bakke, J. W., Sekanina, L.: Efficient Recognition of Speed Limit Signs, In: Proc. of the 7th International IEEE Conference on Intelligent Transportation Systems, Los Alamos, USA, IEEE, 2004, s. 652-656 | | | 1 | |
| 1 | Vazquez-Reina, A. et al.: Proceedings of the 5th WSEAS Int. Conf. on Signal Processing, Computational Geometry & Artificial Vision, Malta, September 15-17, 2005, p. 149-154 | 2005 | C | | 21.6.2007 |

| | | | | | |
|----|--|------|--------|---|-----------|
| 2 | Armingola J. M. et al.: IVVI: Intelligent vehicle based on visual information. Robotics and Autonomous Systems 55, 2007, p. 904–916 | 2007 | J | | 29.1.2008 |
| 3 | Masanari Takagi, Hironobu Fujiyoshi: Road Sign Recognition using SIFT feature. SSII07, LD2-06, 2007 | 2007 | O | | 29.1.2008 |
| 4 | Yok-Yen Nguwi, Abbas Z. Kouzani: Detection and classification of road signs in natural environments. Neural Computing & Applications. Vol 17, No. 3, 2008, 265-289 | 2008 | J | | 29.1.2008 |
| 5 | Chen, Yu-Zhong Zhao, Hui-Jing Shibasaki, Ryosuke: Amobile System Combining Laser Scanners and Cameras for Urban Spatial Objects Extraction. Proc. of Machine Learning and Cybernetics, IEEE, Volume: 3, Hong Kong 2007, p. 1729-1733 | 2007 | CIEEEE | | 29.1.2008 |
| 6 | Kouzani, A. Z.: Road-Sign Identification Using Ensemble Learning. IEEE Intelligent Vehicles Symposium, 2007, p. 438-443 | 2007 | CIEEEE | | 29.1.2008 |
| 7 | Moutarde, F., Bargeton, A., Herbin, A., Chanussot, L: Robust on-vehicle real-time visual detection of American and European speed limit signs, with a modular Traffic Signs Recognition system. IEEE Intelligent Vehicles Symposium, 2007, p. 1122-1126 | 2007 | CIEEEE | | 29.1.2008 |
| 8 | Alefs, B., Eschemann, G., Ramoser, H., Beleznai, C.: Road Sign Detection from Edge Orientation Histograms. In Intelligent Vehicles Symposium, IEEE 2007, p. 993 - 998 | 2007 | CIEEEE | | 14.5.2008 |
| 9 | Ueta, T., Sumi, Y., Yabuki, N., Matsumae, S., Fukumoto, Y., Tsukutani, T., Fukui, Y.: A Study on Contour Line and Internal Area Extraction Method by using the Self-Organization Map. In International Symposium on Intelligent Signal Processing and Communications, ISPACS, IEEE, 2006, p. 685 - 688 | 2006 | CIEEEE | | 14.5.2006 |
| 10 | Jia Wenjing, He Xiangjian, Tien David: Automatically Detecting Road Sign Text from Natural Scene Video. In Proc. of the 2006 IEEE Region 10 Conference on Comput. Vision Res. Group, TENCON, IEEE, 2006, p. 1 - 4 | 2006 | CIEEEE | | 14.5.2008 |
| 11 | Nguwi, Y.-Y., Kouzani, A.Z.: A Study on Automatic Recognition of Road Signs. 2006 IEEE Conference on Cybernetics and Intelligent Systems, Bangkok, 2006, p. 1-6 | 2006 | CIEEEE | | 25.8.2008 |
| 12 | Eichner, M.L, Breckon, T.P.: Augmenting GPS speed limit monitoring with road side visual information. Road Transport Information and Control - RTIC 2008 and ITS United Kingdom Members' Conference, IET, 2008, p. 1 - 5 | 2008 | C | | 25.8.2008 |
| 13 | Keller CG, Sprunk C, Bahlmann C, et al.: Real-time Recognition of US Speed Signs, In IEEE Intelligent Vehicles Symposium, Eindhoven, 2008, p. 946-951 | 2008 | CIEEEE | 1 | 3.12.2008 |
| 14 | Eichner M. L., Breckon T. P.: Integrated speed limit detection and recognition from real-time video. In Proc. of 2008 IEEE Intelligent Vehicles Symposium, IEEE, 2008, p. 964-969 | 2008 | CIEEEE | 1 | 3.12.2008 |
| 15 | Moreno F., Alarcon J., Salvador R., Riesgo, T.: FPGA implementation of an image recognition system based on Tiny Neural networks and on-line reconfiguration, In Proc. of the 34th Annual IEEE Conference of Industrial Electronics IECON 2008, IEEE, 2008, p. 2445-2452 | 2008 | CIEEEE | | 3.3.2009 |
| 16 | Moutarde F., Bargeton A., Herbin A., Chanussot L.: Modular Traffic Sign Recognition applied to on-vehicle real-time visual detection of American and European speed limit signs. In Proc. of the 14th World congress on Intelligent Transportation Systems (ITS), Beijing, 2007, p. 8 | 2007 | C | | 3.3.2009 |
| 17 | Bargeton A., Moutarde F., Nashashibi F., Bradai B.: Improving pan-European speed-limit signs recognition with a new “global number segmentation” before digit recognition. In Proc. of the IEEE Intelligent Vehicles Symposium (IV'08), IEEE, 2008, p. 6 | 2008 | CIEEEE | | 3.3.2009 |

| | | | | | |
|----|---|------|-------|---|------------|
| 18 | Moreno F., Alarcón J., Salvador R., Riesgo T.: Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, Vol. 56, No. 8, 2009, p. 3253-3263 | 2009 | JIF | | 13.9.2009 |
| 19 | Hua Huang, Chao Chen, Yulan Jia, and Shuming Tang. Automatic Detection and Recognition of Circular Road Sign. In Proc. of the IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications, IEEE, 2008, p. 626-630 | 2008 | CIEEE | | 13.9.2009 |
| 20 | Lafuente-Arroyo S., Maldonado-Bascon S., Gil-Jimenez P., Gomez-Moreno H.: An intra-image tracking algorithm for traffic sign recognition. Proceedings of the 2008 IEEE International Conference on Vehicular Electronics and Safety, IEEE, 2008, p. 259-264 | 2008 | CIEEE | | 13.9.2009 |
| 21 | Yok-Yen Nguwi and Siu-Yeung Cho: Two-tier Self-Organizing Visual Model for Road Sign Recognition. International Joint Conference on Neural Networks (IJCNN), IEEE, 2008, p. 794-799 | 2008 | CIEEE | | 13.9.2009 |
| 22 | Nienhiiser D., Gump T., Manus Zollner J.: A Situation Context Aware Dempster-Shafer Fusion of Digital Maps and a Road Sign Recognition System. In IEEE Intelligent Vehicles Symposium, IEEE, 2009, p. 1401-1406 | 2009 | CIEEE | | 13.9.2009 |
| 23 | Pattarapan Wanitchai, Suebskul Phiphobmongkol: Traffic Warning Signs Detection and Recognition Based on Fuzzy Logic and Chain Code Analysis. In Proc. of the Second International Symposium on Intelligent Information Technology Application, IEEE, 2008, p. 508-512 | 2008 | CIEEE | | 13.9.2009 |
| 24 | Nienhuser D., Gump T., Zollner J.M., Dillmann R.: Recognition and attribution of variable message signs and lanes. In 2008 IEEE Intelligent Vehicles Symposium, IEEE, 2008, p. 55-60 | 2008 | CIEEE | | 13.9.2009 |
| 25 | Tsai Y. C., Kim P., Wang Z. H.: Generalized Traffic Sign Detection Model for Developing a Sign Inventory. JOURNAL OF COMPUTING IN CIVIL ENGINEERING, Vol. 23, No. 5, 2009, p. 266-276 | 2009 | JIF | 1 | 13.9.2009 |
| 26 | Azam Sheikh Muhammad, Lavesson N., Davidsson P., Nilsson M : Analysis of Speed Sign Classification Algorithms Using Shape Based Segmentation. In Proc. of the 13th International Conference on Computer Analysis of Images and Patterns CAIP, LNCS 5702, 2009, p. 1220-1227 | 2009 | LNCS | | 19.10.2009 |
| 27 | Senekal F.P.: Traffic sign detection and classification using colour and shape cues. In: Annual Symposium of the Pattern Recognition Association of South Africa (PRASA 2008), Cape Town, South Africa, 2008, p 6 | 2008 | C | | 19.10.2009 |
| 28 | Pascual, Juan Pablo Carrasco: Advanced Driver Assistance System based on Computer Vision using Detection, Recognition and Tracking of Road Signs. PhD Thesis, UNIVERSIDAD CARLOS III DE MADRID, 2009, p. 233 | 2009 | PHD | | 20.1.2010 |
| 29 | Nienhuser, D.,Gump, T., Zollner, J.M.: A Situation context aware Dempster-Shafer fusion of digital maps and a road sign recognition system. Proc. of the Intelligent Vehicles Symposium, IEEE, 2009, p. 1401-1406 | 2009 | CIEEE | | 20.1.2010 |
| 30 | Liu Xin, Zhu Shuangdong, Chen Ken: Method of Traffic Signs Segmentation Based on Color-Standardization. In Proc. of the Int. Conf. on intelligent Human-Machine Systems and Cybernetics,IEEE 2009, p. 193-197 | 2009 | CIEEE | | 20.1.2010 |
| 31 | Yok-Yen Nguwi, Siu-Yeung Cho: Emergent self-organizing feature map for recognizing road sign images. Neural Computing & Applications, 2010, vol. 19, no. 4, p. 601-615 | 2010 | JIF | | 12.8.2010 |
| 32 | Nassu B. T., Ukai M.: Automatic recognition of railway signs using SIFT features. In Proc. of the Intelligent Vehicles Symposium (IV), IEEE, 2010, p. 348-354 | 2010 | CIEEE | | 5.10.2010 |

| | | | | | |
|----|---|------|-------|---|------------|
| 33 | Y Zhi-Bang, XU Cheng, LI Shi-Ying, C Changsha, Z Xu: A sequential frame method for traffic sign detection. In Proc. of the 2010 WASE International Conference on Information Engineering, IEEE, 2010, p. 137-140 | 2010 | CIEEE | | 5.10.2010 |
| 34 | XU Li-zhen, HE Yao-ping, SUN Lin: Automatic recognition of traffic light signals on crosswalk based on mobile phone. Computer Engineering and Applications, Vol. 46 (23), 2010, p. 219-222 | 2010 | J | | 5.10.2010 |
| 35 | Tang Jin, Liang Xiong, Xie Bin, Chen Fangyan, Liu Bo: A method for traffic signs detection, tracking and recognition. In Proc. of the 5th International Conference on Computer Science and Education (ICCSE), IEEE, 2010, p. 189-194 | 2010 | CIEEE | | 25.11.2010 |
| 36 | Cai Lei, Zhang Chunyu, Li Bin, Zhong Chongbo, Wang Qi: Traffic sign detection using surround suppression of texture edges and cascade detector. In Proc. of the 13th International IEEE Conference on Intelligent Transportation Systems (ITSC), IEEE, 2010, p. 1369-1374 | 2010 | CIEEE | | 25.11.2010 |
| 37 | Puthon A.-S., Nashashibi F., Bradai B.: Improvement of multisensor fusion in speed limit determination by quantifying navigation reliability. In Proc. of the 13th International IEEE Conference on Intelligent Transportation Systems, IEEE, 2010, p. 855-860 | 2010 | CIEEE | | 25.11.2010 |
| 38 | Muyan-Ozcelik P., Glavtchev V., Ota J. M., Owens J. D.: A Template-Based Approach for Real-Time Speed-Limit-Sign Recognition on an Embedded System using GPU Computing. In proc. of the 32nd DAGM Symposium on Pattern Recognition, LNCS 6376, Springer, 2010, p. 162-171 | 2010 | LNCS | 1 | 25.11.2010 |
| 39 | Schlosser J., Montemerlo M., Salisbury K.: Intelligent Road Sign Detection Using 3D Scene Geometry. In Proc. of the 2010 IEEE/RSJ International Conference on Intelligent Robots and Systems, IEEE, 2010, p. 240-245 | 2010 | CIEEE | | 7.4.2011 |
| 40 | Srinonchat J.: Efficient Detection of Speed Limit Signs within Obscure Environment. In IET 3rd International Conference on Wireless, Mobile and Multimedia Networks (ICWMMN 2010), IET, 2010, p. 311-314 | 2010 | C | | 7.4.2011 |
| 41 | XU Li-zhen, HE Yao-ping, SUN Lin: Automatic recognition of traffic light signals on crosswalk based on mobile phone. Computer Engineering and Applications, 2010, Vol. 46, No. 23, p. 219-222 | 2010 | J | | 7.4.2011 |
| 42 | Chen Z., Liu X. Zhu S.: A method for speed limit sign detection in color images. In Proc. of the 2011 International Conference on Consumer Electronics, Communications and Networks (CECNet), 2011, p.2873-2876 | 2011 | CIEEE | | 17.6.2011 |
| 43 | Bahlmann et al.: A System for Traffic Sign Detection, Tracking, and Recognition Using Color, Shape, and Motion Information. In Proc. of the IEEE Intelligent Vehicles Symposium, IEEE, 2005, p. 255-260 | 2005 | CIEEE | | 21.7.2011 |
| 44 | Souki M. A., Boussaid L., Abid M.: An Embedded System for Real-Time Traffic Sign Recognizing. In Design and Test Workshop, IEEE 2008, p. 273 - 276 | 2008 | CIEEE | | 21.7.2011 |
| 45 | Parada-Loira F., Alba-Castro J.L.: Local Contour Patterns for Fast Traffic Sign Detection. In 2010 IEEE Intelligent Vehicles Symposium, IEEE 2010, p. 1-6 | 2010 | CIEEE | | 21.7.2011 |
| 46 | Landesa-Vázquez I., Parada-Loira F., Alba-Castro J.L.: Fast Real-Time Multiclass Traffic Sign Detection based on Novel Shape and Texture Descriptors. In Proc. of the 13th International IEEE Annual Conference on Intelligent Transportation Systems, IEEE, 2010, p. 1388-1395 | 2010 | CIEEE | | 21.7.2011 |
| 47 | Yalc H. Y., Can A. B.: Automatic Recognition of Traffic Signs in Turkey Roads. In 2011 IEEE 19th Signal Processing and Communications Applications Conference, IEEE, 2011, p. 722-725 | 2011 | CIEEE | | 21.7.2011 |
| 48 | Tsai Y., Wang Z.: Image Processing Algorithms for An Enhanced Roadway Sign Data Collection. In 7th International Conference on Managing Pavement Assets, 2008, Canada, p. 14 | 2008 | C | | 21.7.2011 |

| | | | | | |
|----|--|------|-------|---|------------|
| 49 | Xu Lizhen, Sun Lin: Algorithm of Automatically Recognising Traffic Light Signals on Crosswalks Based on AdaBoost. Computer Applications and Software. Vol. 27, No. 3, 2010, p. 241-251 | 2010 | J | | 21.7.2011 |
| 50 | Sermanet P., LeCun Y.: Traffic Sign Recognition with Multi-Scale Convolutional Networks. Proceedings of International Joint Conference on Neural Networks 2011, IEEE p. 2809 - 2813 | 2011 | CIEEE | | 21.7.2011 |
| 51 | Ulay E.: Color and Shape Based Traffic Sign Detection. MSc Thesis, Middle East Technical University, 2008, p. 109 | 2008 | MSC | | 21.7.2011 |
| 52 | Fleyeh H., Davami E.: Eigen Based Traffic Sign Recognition Which Aids In Achieving Intelligent Speed Adaptation. Journal of Intelligent Systems. Vol. 20, No. 2, 2011, p. 129-145 | 2011 | J | | 25.10.2011 |
| 53 | Yalic H. Y., Can A. B.: Automatic Recognition of Traffic Signs. In 7th International Symposium on Image and Signal Processing and Analysis, ISPA 2011, p. 361-366 | 2011 | C | | 22.2.2012 |
| 54 | Wen Liu: A Driving Assistance System: Real-time Speed Limit Sign Recognition System. MSc Thesis, University of Dublin, Trinity College, 2011 | 2011 | MSC | | 22.2.2012 |
| | | | | | |
| | Torresen, J., Bakke, J. W., Sekanina, L.: Efficient Image Filtering and Information Reduction in Reconfigurable Logic. In: Proc. of 2004 Norchip conference, Oslo, IEEE, 2004, p. 63-66 | | | 1 | |
| 1 | do Nascimento P. S., de Lima, M. E., da Silva, S. M., Seixas, J. L.: Mapping of Image Processing Systems to FPGA Computer Based on Temporal Partitioning and Design Space Exploration. Proc. of the 19th Annual symposium on Integrated circuits and systems design. Ouro Preto, MG, Brazil, ACM, 2006, p. 50 - 55 | 2006 | CACM | | 21.6.2007 |
| 2 | Appiah K., Hunter A.: A single-chip FPGA implementation of real-time adaptive background model. In Proc. of the IEEE International Conference on Field-Programmable Technology, IEEE, 2005, p. 95 - 102 | 2005 | CIEEE | | 14.5.2008 |
| 3 | Porikli, F.: Constant time O(1) bilateral filtering. IEEE Conference on Computer Vision and Pattern Recognition, IEEE, 2008, p. 1 - 8 | 2008 | CIEEE | | 25.8.2008 |
| 4 | Porikli, Fatih: Reshuffling: a fast algorithm for filtering with arbitrary kernels. Real-Time Image Processing 2008. Proceedings of the SPIE, Volume 6811, pp. 68110M-68110M-10 | 2008 | C | | 3.3.2009 |
| | | | | | |
| | Friedl, S., Sekanina, L.: The First Circuits Evolved in a Physical Virtual Reconfigurable Device. In: Proc. of the 7th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Bratislava, SK, SAV. 2004, p. 35 - 42 | | | 1 | |
| 1 | Lambert, C., Kalganova, T., Stomeo, E., Wilson, M.: Multi-board Run-time Reconfigurable Implementation of Intrinsic Evolvable Hardware. International Journal on Computational Intelligence. Vol. 3, No. 4, 2006, p. 276 - 280 | 2006 | J | | |
| | | | | | |
| | Sekanina, L.: Evolutionary Design Space Exploration for Median Circuits. In: Applications of Evolutionary Computing, LNCS 3005, Springer 2004, p. 240-249 | | | 1 | |
| 1 | Marcelino, R., Neto, H.C., Cardoso, J.M.P.: Unbalanced FIFO Sorting for FPGA-Based Systems. In 16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009, p. 431 - 434 | 2009 | CIEEE | | 31.5.2010 |
| 2 | Kaufmann P., Glette K., Gruber T., Platzner M., Torresen J., Sick B.: Classification of Electromyographic Signals: Comparing Evolvable Hardware to Conventional Classifiers. IEEE Transactions on Evolutionary Computation, 2012 (in press) | 2012 | JIF | | 22.2.2012 |
| | | | | | |

| | | | | | |
|----|---|------|-------|---|-----------|
| | Sekanina, L., Friedl, S.: On Routine Implementation of Virtual Evolvable Devices Using COMBO6. In: Proc. of the 2004 NASA/DoD Conference on Evolvable Hardware, Seattle, USA, IEEE Computer Society Press, 2004, p. 63-70 | | | | |
| | | 1 | | | |
| 1 | Wang J., Jung J. K., Lee, Y. M. et al.: Using reconfigurable architecture-based intrinsic incremental evolution to evolve a character classification system. In Computational Intelligence and Security. LNAI 3801, 2005, p. 216-223 | 2005 | LNAI | 1 | |
| 2 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 3 | Nirmalkumar, P., Perinbam J., Ravi S., Rajan, B.: On Suitability of FPGA based Evolvable Hardware Systems to Integrate Reconfigurable Circuits with Host Processing Unit. International Journal of Computer Science and Network Security, Vol.6, No. 9A, September 2006, p. 216-222 | 2006 | J | | |
| 4 | Ross, R., Hall, R.: A FPGA Simulation Using Asexual Genetic Algorithms for Integrated Self-Repair. Proc. of 1st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 301-304 | 2006 | CIEEE | 1 | |
| 5 | Cammer, C., Kuganora, T., Stameo, E.: FPGA based Systems for Evolvable Hardware. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY VOLUME 12 MARCH 2006, p. 123-129 | 2006 | J | | |
| 6 | Kumar P. N., Suresh, S., Perinbam, R. P.: Digital Image Filter Design using Evolvable Hardware. In Proc. of the Fourth Annual ACIS International Conference on Computer and Information Science ICIS'05, IEEE Press, 2005, p. 483-488 | 2005 | CIEEE | 1 | |
| 7 | Moreno, J. M., Thoma, Y., Sanchez, E.: POETic: A Prototyping Platform for Bio-inspired Hardware. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 177-187 | 2005 | LNCS | 1 | |
| 8 | Glette, K., Torresen, J.: A Flexible On-chip Evolution System Implemented on a Xilinx Virtex-II Pro Device. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 66-75 | 2005 | LNCS | 1 | |
| 9 | IEE Inspec, Electronic circuits, 48/2004 | 2004 | J | | |
| 10 | Gwaltney, D., Dutton, K.: A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback. In: 2005 NASA/DoD Conference on Evolvable Hardware, Washington, D.C., IEEE Comp. Society Press, Los Alamitos, 2005, p. 43-50 | 2005 | CIEEE | 1 | |
| 11 | Ross R., Hall, R.: Towards Self-configuring Evolvable FPGA Using Feedback Cross-Checking. In Proc. of KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS 2006, Part I, LNAI 4251, Springer, p. 102-109, 2006 | 2006 | LNAI | 1 | 21.6.2007 |
| 12 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |
| 13 | Nirmal Kumar P., Anandhi S., Perinbam J.: Evolving Virtual Reconfigurable Circuit for a Fault Tolerant System. Proc. IEEE Congress on Evolutionary Computation, Singapore, 2007 p. 1555-1561 | 2007 | CIEEE | 1 | 14.1.2008 |
| 14 | Jin Wang, Chang Hao Piao, and Chong Ho Lee: FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates. Adaptive and Natural Computing Algorithms, 8th International Conference, ICANNGA 2007, Warsaw, Poland, Springer, LNCS 4431, 2007, p. 286-295 | 2007 | LNCS | 1 | 29.1.2008 |
| 15 | Jin Wang and Chong Ho Lee: Complete FPGA Implemented Evolvable Image Filters. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 767-777 | 2006 | LNAI | 1 | 29.1.2008 |
| 16 | DING Guo-liang, YUAN Liang, ZHU Jie, YANG Wen-fei: Design and Realization of Intrinsic Evolvable Hardware Platform. JOURNAL OF ORDNANCE ENGINEERING COLLEGE. Vol.19 No.1, 2007, p. 66-68 | 2007 | J | | 29.1.2008 |

| | | | | | |
|----|--|------|-------|---|-----------|
| 17 | Dario MATTASOGLIO: Sistema basato su Evolvable Hardware per il riconoscimento dei contorni in immagini digitali. MSc Thesis, Politecnico di Milano, 2007 | 2007 | MSC | | 14.5.2008 |
| 18 | Alagesan, S. V., Kannan, S., Shanthi, G., Shanthi A.P., Parthasarathi, R.: Intrinsic Evolution of Large Circuits Using a Modular Approach. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 19-26 | 2008 | CIEEE | 1 | 25.8.2008 |
| 19 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | 1 | 3.12.2008 |
| 20 | Piao C., Wang J., Luo Z.: Using MOEA to evolve a combinational circuit on a FPGA chip. In proc. of the 7th World Congress on Intelligent Control and Automation, WCICA 2008. IEEE 2008, p. 6267-6271 | 2008 | CIEEE | 1 | 3.12.2008 |
| 21 | XIAOXUAN SHE: Fast Evolution of Large Digital Circuits. WSEAS TRANSACTIONS on COMPUTERS. Issue 12, Volume 7, 2008, p. 1988-2000 | 2008 | J | | 3.3.2009 |
| 22 | Guoliang He, Yuanxiang Li, Zhongzhi Shi, Ting Hu: Intrinsic Evolution of Digital Circuits Using Evolutionary Algorithms. Proceedings of the first ACM/SIGEVO Summit on Genetic and Evolutionary Computation, ACM, 2009, p. 201-208 | 2009 | CACM | 1 | 13.9.2009 |
| 23 | Haixiang Bu, Liguang Chen, Jinmei Lai: LUT-based VRC model for random logic function evolution. Proc. of the IEEE 8th International Conference on ASIC, IEEE 2009, p. 117-121 | 2009 | CIEEE | 1 | 20.1.2010 |
| 24 | Fernando PR, Katkoori S, Keymeulen D, et al.: Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine. IEEE Trans. on Evolutionary Computation, Vol. 14, No. 1, 2010, 133-149 | 2010 | JIF | 1 | 31.5.2010 |
| 25 | Guoliang He et al.: Evolvable hardware design based on a novel simulated annealing in an embedded system. Concurrency and Computation: Practice and Experience (2010), p. 1-20 | 2010 | JIF | 1 | 12.8.2010 |
| 26 | Guoliang He et al.: Evolvable hardware design based on a novel simulated annealing in an embedded system. Concurrency and Computation: Practice and Experience (2010) p. 20 | 2010 | JIF | | 7.4.2011 |
| 27 | HE Guo-Liang, LI Yuan-Xiang ¹ , SHI Zhong-Zhi: Elitist Pool Evolutionary Algorithm for On-Line Evolution of Digital Circuits. Chinese Journal of Computers. Vol. 33, No. 2, 2010, p. 365-372 | 2010 | J | | 17.6.2011 |
| 28 | Pradeep Ruben Fernando: Genetic algorithm based design and optimization of VLSI ASICs and reconfigurable hardware. PhD thesis, University of South Florida, 2009, p. 144 | 2011 | PHD | | 21.7.2011 |
| | Sekanina, L., Friedl, S.: An Evolvable Combinational Unit for FPGAs. Computing and Informatics 23(5), 461–486 (2004) | | | 1 | |
| 1 | Wang, J., Hao Piao, Ch., Ho Lee, Ch.: Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 23-34 | 2007 | LNCS | 1 | 1.9.2007 |
| 2 | Saar Drimer: Volatile FPGA design security – a survey. Technical Report, University of Cambridge, 2007, 51 p. http://www.cl.cam.ac.uk/~sd410/papers/fpga_security.pdf | 2007 | O | | 29.1.2008 |
| 3 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | 1 | 3.12.2008 |
| 4 | Piao C., Wang J., Luo Z.: Using MOEA to evolve a combinational circuit on a FPGA chip. In proc. of the 7th World Congress on Intelligent Control and Automation, WCICA 2008. IEEE 2008, p. 6267-6271 | 2008 | CIEEE | 1 | 3.12.2008 |

| | | | | | |
|----|--|------|-------|---|-----------|
| 5 | Wang J, Lee CH: Evolutionary design of combinational logic circuits using VRA processor. IEICE ELECTRONICS EXPRESS, Vol. 6, No. 3, 2009, 141-147 | 2009 | JIF | 1 | 27.4.2009 |
| 6 | Vernekar, D. B., Malhotra, G., and Colaco, V.: Reconfigurable FPGA using genetic algorithm. In Proceedings of the international Conference and Workshop on Emerging Trends in Technology ICWET '10. ACM, New York, 2010, 493-497 | 2010 | CACM | | 31.5.2010 |
| 7 | Piao, Changhao; Ding, Xing; Wang, Jin; Tang, Binbin: Calculation method of the battery SOC based on evolvable hardware. In Proc. of the 2010 IEEE International Conference on Software Engineering and Service Sciences (ICSESS), IEEE 2010, p. 174-177 | 2010 | CIEEE | | 5.10.2010 |
| 8 | Smith F.: A Virtual VLSI Architecture for Computer Hardware Evolution. Proceedings of the 2010 Annual Research Conference of the South African Institute of Computer Scientists and Information Technologists, ACM, 2010, p. 294-303 | 2010 | CACM | | 7.4.2011 |
| 9 | Cancare F., Bhandariy B., Bartolini D.B., Carminati M., Santambrogio M.D.: A Bird's Eye View of FPGA-based Evolvable Hardware. In: Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, US, IEEE CS, 2011, s. 169-175 | 2011 | CIEEE | | 17.6.2011 |
| 10 | Beckerleg M., Collins J.: Using a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers. In Proc. of the World Congress on Engineering and Computer Science, Vol I, WCECS 2011, p. 1-6 | 2011 | C | | 22.2.2012 |
| | | | | | |
| | 2003 | | | | |
| | Sekanina, L., Růžička, R.: Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers. In: Proc. of the 2003 NASA/DoD Conference on Evolvable Hardware, Chicago, USA, IEEE Computer Society Press, 2003, p. 135–144 | | | 1 | |
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Langeheine, J.: Intrinsic Hardware Evolution on the Transistor Level. PhD thesis. Rupertus Carola University of Heidelberg, Germany, 2005, p. 385 | 2005 | PHD | | |
| 3 | Stomeo, E., Kalganova, T., Lambert. C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transaction Systems, Man and Cybernetics, Part B, Vol. 36, No. 5, 2006, p. 1024-1043 | 2006 | JIF | 1 | |
| 4 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| 5 | Gordon, T., Bentley, P.: Evolving Hardware. In Zomaya, A. (Ed.) Handbook of Nature-Inspired and Innovative Computing, Springer, 2006, 387-432 | 2006 | BCH | | |
| 6 | Gwaltney, D., Dutton, K.: A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback. In: 2005 NASA/DoD Conference on Evolvable Hardware, Washington, D.C., IEEE Comp. Society Press, Los Alamitos, 2005, p. 43-50 | 2005 | CIEEE | 1 | |
| 7 | Lee J. A.: Morphogenetic evolvable hardware. PhD thesis. School of software engineering and data communication. Queensland University of Technology, Australia, 2006, p. 383 | 2006 | PHD | | 21.6.2007 |
| 8 | Ferlin E. P., Lopes H. S., Erig Lima C., Cichaczewski E.: Reconfigurable Parallel Architecture for Genetic Algorithms: Application to the Synthesis of Digital Circuits. Proc. of Applied Reconfigurable Computing, LNCS 4419, p. 326–336, 2007 | 2007 | LNCS | 1 | 29.1.2008 |
| 9 | Jie Li, Shitan Huang: Adaptive Salt & Pepper Noise Removal: A Functional Level Evolution based Approach. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 391-397 | 2008 | CIEEE | 1 | 25.8.2008 |
| 10 | Lee J.: Morphogenetic Evolvable Hardware. VDM Verlag Dr. Muller 2008 | 2008 | B | | 3.12.2008 |

| | | | | | |
|----|---|------|-------|---|-----------|
| 11 | Oltean M, Grosan C, Diosan L, et al.: Genetic Programming with Linear Representation: A Survey. Int. Journal on Artificial Intelligence Tools, Vol. 18, No. 2, 2009, p. 197-238 | 2009 | JIF | 1 | 13.9.2009 |
| 12 | Joans S. M., Jayasingh T., Ravi S.: Investigation of Evolutionary Enhanced Image Feature Extraction using Wavelets European Journal of Scientific Research. Vol.69 No.2, 2012, p. 209-217 | 2012 | J | | 22.2.2012 |
| | Sekanina, L.: Towards Evolvable IP Cores for FPGAs. In: Proc. of the 2003 NASA/DoD Conference on Evolvable Hardware, Chicago, USA, IEEE Computer Society Press, 2003, p. 145–154 | 1 | | | |
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Nirmalkumar, P., Perinbam J., Ravi S., Rajan, B.: On Suitability of FPGA based Evolvable Hardware Systems to Integrate Reconfigurable Circuits with Host Processing Unit. International Journal of Computer Science and Network Security, Vol.6, No. 9A, September 2006, p. 216-222 | 2006 | J | | |
| 3 | Lambert, C., Kalganova, T., Stomeo, E., Wilson, M.: Multi-board Run-time Reconfigurable Implementation of Intrinsic Evolvable Hardware. International Journal on Computational Intelligence. Vol. 3, No. 4, 2006, p. 276 - 280 | 2006 | J | | |
| 4 | Eskelund, F.: FPGA Implementation of a Research System for Adaptive Circuits Using Genetic Algorithms. In: NTNU Computer Science Graduate Student Conference 2004, 7 p. | 2004 | C | | |
| 5 | Ross, R., Hall, R.: A FPGA Simulation Using Asexual Genetic Algorithms for Integrated Self-Repair. Proc. of 1 st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 301-304 | 2006 | CIEEE | 1 | |
| 6 | Hardware. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY VOLUME 12 MARCH 2006, p. 123-129 | 2006 | J | | |
| 7 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| 8 | Kumar P. N., Suresh, S., Perinbam, R. P.: Digital Image Filter Design using Evolvable Hardware. In Proc. of the Fourth Annual ACIS International Conference on Computer and Information Science ICIS'05, IEEE Press, 2005, p. 483-488 | 2005 | CIEEE | 1 | |
| 9 | Starzyk, J., Guo, Y., Zhu, Z.: Dynamically Reconfigurable Neuron Architecture for the Implementation of Self-Organizing Learning Array. In 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS'04) - Workshop 3, Santa Fe, IEEE CS Press, 2004, 143-149 | 2004 | CIEEE | | |
| 10 | Burian, A., Takala, J.: Evolved Gate Arrays for Image Restoration. Proc. of 2004 Congress on Evolutionary Computing, IEEE Publ., 2004, p. 1185-1192 | 2004 | CIEEE | 1 | |
| 11 | Gordon, T., Bentley, P.: Evolving Hardware. In Zomaya, A. (Ed.) Handbook of Nature-Inspired and Innovative Computing, Springer, 2006, 387-432 | 2006 | BCH | | |
| 12 | Greensted, A., Tyrrell, A.: RISA: A Hardware Platform for Evolutionary Design. In Proc. of 2007 IEEE Workshop on Evolvable and Adaptive Hardware, April, 2007 | 2007 | CIEEE | 1 | 21.6.2007 |
| 13 | Ross R., Hall, R.: Towards Self-configuring Evolvable FPGA Using Feedback Cross-Checking. In Proc. of KES 2006, Part I, LNAI 4251, Springer, p. 102–109, 2006 | 2006 | LNAI | 1 | 21.6.2007 |
| 14 | Abubakr, M., Vinay, R. M.: Architecture for Pseudo Acausal Evolvable Embedded Systems. ArXiv e-prints. 2007arXiv0704.0985A, Vol. 704, 04/2007 | 2007 | O | | 21.6.2007 |
| 15 | Greensted A. J., Tyrrell A. M.: Extrinsic Evolvable Hardware on the RISA Architecture. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 244-255 | 2007 | LNCS | 1 | 1.9.2007 |
| 16 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |

| | | | | | |
|----|--|------|-------|---|-----------|
| 17 | Nirmal Kumar P., Anandhi S., Perinbam J.: Evolving Virtual Reconfigurable Circuit for a Fault Tolerant System. Proc. IEEE Congress on Evolutionary Computation, Singapore, 2007 p. 1555-1561 | 2007 | CIEEE | 1 | 14.1.2008 |
| 18 | Saar Drimer: Volatile FPGA design security – a survey. Technical Report, University of Cambridge, 2007, 51 p. http://www.cl.cam.ac.uk/~sd410/papers/fpga_security.pdf | 2007 | O | | 29.1.2008 |
| 19 | M. Salmani Jelodar, M. Kamal, S. M. Fakhraie, M. Nili Ahmadabadi: SOPC-Based Genetic Algorithm Implementation. Proc. of 14th Iranian Conference on Electrical Engineering ICEE, Teheran, Iran, 2006, 6 p. | 2006 | C | | 29.1.2008 |
| 20 | Starzyk, J., Yongtao Guo, Zhineng Zhu: Dynamically reconfigurable neuron architecture for the implementation of self-organising learning array. International Journal of Embedded Systems 2006 - Vol. 2, No.1/2 pp. 95 - 105 | 2006 | J | | 29.1.2008 |
| 21 | ZHENG Wei, MENG Xiao-feng, SUN Qun: Research and Implement of Embedded System Virtual Platform Based on Flexible Bus Journal of System Simulation, Vol. 7, 2007, p. 1480-1484 | 2007 | J | | 29.1.2008 |
| 22 | Chu J, Zhao Q, Ding GL, et al.: The Implementation of Evolvable Hardware Closed Loop. International Conference on Intelligent Computation Technology and Automation, Changsha, CHINA, VOL 2, 2008, p. 48-51 | 2008 | CIEEE | 1 | 3.3.2009 |
| 23 | XIAOXUAN SHE: Fast Evolution of Large Digital Circuits. WSEAS TRANSACTIONS on COMPUTERS. Issue 12, Volume 7, 2008, p. 1988-2000 | 2008 | J | | 3.3.2009 |
| 24 | Houjun Liang, Wenjian Luo, Xufa Wang: A three-step decomposition method for the evolutionary design of sequential logic circuits. Genetic Programming and Evolvable Machines. Vol. 10, No. 3, 2009, p. 231-262 | 2009 | J | 1 | 27.4.2009 |
| 23 | Woods R., Turner R., McAllister J., Lightbody G.: FPGA-Based Implementation of Signal Processing Systems. Wiley 2008 | 2008 | B | | 31.5.2010 |
| 24 | Krasteva Y. E., Portilla J., Tobajas Guerrero F., de la Torre E.: Using Partial Reconfiguration for SoC Design and Implementation. Proceedings of VLSI Circuits and Systems IV, SPIE, 2009, 12 p. | 2009 | C | | 21.7.2011 |
| | | | | | |
| | Sekanina Lukas: Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware. In Evolvable Systems: From Biology to Hardware, ICES'03, LNCS 2606, Springer Verlag, 2003, p. 186-197 | | | 1 | |
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Wang, J., Jung, K., Lee, Ch.: Evolutionary Design of Image Filter Using the Celoxica RC1000 Board. International Conference on Control, Automation and Systems, ICCAS Korea 2005 | 2005 | C | | |
| 3 | Greenwood, G., Tyrrell, A.: Introduction to Evolvable Hardware. A Practical Guide for Designing Self-Adaptive Systems. IEEE Press, Wiley Interscience, 2006 | 2006 | B | | |
| 4 | Jewajinda Y., Chongstitvatana, P.: A Cooperative Approach to Compact Genetic Algorithm for Evolvable Hardware. In: Proc. of 2006 IEEE Congress on Evolutionary Computation, Vancouver, IEEE CIS, 2006, p. 9684-9691 | 2006 | CIEEE | | |
| 5 | Glette, K., Torresen, J.: On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition. In Proc. of 1st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 373-380 | 2006 | CIEEE | 1 | |
| 6 | Kumar P. N., Suresh, S., Perinbam, R. P.: Digital Image Filter Design using Evolvable Hardware. In Proc. of the Fourth Annual ACIS International Conference on Computer and Information Science ICIS'05, IEEE Press, 2005, p. 483-488 | 2005 | CIEEE | 1 | |
| 7 | Moreno, J. M., Thoma, Y., Sanchez, E.: POETic: A Prototyping Platform for Bio-inspired Hardware. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 177-187 | 2005 | LNCS | 1 | |

| | | | | | |
|----|--|------|-------|---|-----------|
| 8 | Zhang, Y., Smith, S., Tyrrell, A.: Intrinsic Evolvable Hardware in Digital Filter Design. In: Applications of Evolutionary Computing, Berlin, DE, Springer, LNCS 3005, 2004, p. 389-398 | 2004 | LNCS | 1 | |
| 9 | Zhang, Y., Smith, S., Tyrrell, A.: Digital Circuit Design Using Intrinsic Evolvable Hardware. In Proc of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, USA, IEEE CS Press, 2004, p. 55-62 | 2004 | CIEEE | 1 | |
| 10 | Roggen, D., Hofmann, S., Thoma, Y., Floreano, D.: Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot. In proc. of 2003 NASA/DoD Conference on Evolvable Hardware (EH-2003), July, 2003, Chicago, Illinois, USA, IEEE Computer Society Press, pp. 189-198, 2003 | 2003 | CIEEE | 1 | |
| 11 | Tempesti, G., Mudry, P.A., Hoffmann, R.: A Move Processor for Bio-Inspired Systems. In: 2005 NASA/DoD Conference on Evolvable Hardware, Washington, D.C., IEEE Comp. Society Press, Los Alamitos, 2005, p. 262-271 | 2005 | CIEEE | 1 | |
| 12 | Terry, M. A.: Evolving Circuits on a Field Programmable Analog Array Using Genetic Programming. MSc. Thesis, MIT, 2005, 60 p. | 2005 | MSC | | 21.6.2007 |
| 13 | Wang, J., Hao Piao, Ch., Ho Lee, Ch.: Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 23-34 | 2007 | LNCS | 1 | 1.9.2007 |
| 14 | Greensted A. J., Tyrrell A. M.: Extrinsic Evolvable Hardware on the RISA Architecture. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 244-255 | 2007 | LNCS | 1 | 1.9.2007 |
| 15 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |
| 16 | Nirmal Kumar P., Anandhi S., Perinbam J.: Evolving Virtual Reconfigurable Circuit for a Fault Tolerant System. Proc. IEEE Congress on Evolutionary Computation, Singapore, 2007 p. 1555-1561 | 2007 | CIEEE | 1 | 14.1.2008 |
| 17 | Antola A, Castagna M, Gotti P., Santambrogio M. D.: Evolvable Hardware: a Functional Level Evolution Framework based on Impulse C. International Conference on Engineering of Reconfigurable Systems & Algorithm, p.216-219 (2007) | 2007 | C | | 29.1.2008 |
| 18 | Sumathi A., Wahida Banu: Digital Filter Design Using Evolvable Hardware Chip for Image Enhancement. International Conference on Intelligent Computing, ICIC 2006, Kunming, China, LNCS 4113, 2006, p. 663-671 | 2006 | LNCS | 1 | 29.1.2008 |
| 19 | Jin Wang, Chang Hao Piao, and Chong Ho Lee: FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates. Adaptive and Natural Computing Algorithms, 8th International Conference, ICANNGA 2007, Warsaw, Poland, Springer, LNCS 4431, 2007, p. 286-295 | 2007 | LNCS | 1 | 29.1.2008 |
| 20 | Jin Wang and Chong Ho Lee: Complete FPGA Implemented Evolvable Image Filters. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 767-777 | 2006 | LNAI | 1 | 29.1.2008 |
| 21 | Jin Wang and Chong Ho Lee: Introducing Partitioning Training Set Strategy to Intrinsic Incremental Evolution. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 272-282 | 2006 | LNAI | 1 | 29.1.2008 |
| 22 | DING Guo-liang, YUAN Liang, ZHU Jie, YANG Wen-fei: Design and Realization of Intrinsic Evolvable Hardware Platform. JOURNAL OF ORDNANCE ENGINEERING COLLEGE. Vol.19 No.1, 2007, p. 66-68 | 2007 | J | | 29.1.2008 |
| 23 | Dario MATTASOGLIO: Sistema basato su Evolvable Hardware per il riconoscimento dei contorni in immagini digitali. MSc Thesis, Politecnico di Milano, 2007 | 2007 | MSC | | 14.5.2008 |
| 24 | Jewajinda, Y., Chongstitvatana, P.: FPGA Implementation of a Cellular Compact Genetic Algorithm. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 385-390 | 2008 | CIEEE | 1 | 25.8.2008 |

| | | | | | |
|----|--|------|--------|---|------------|
| 25 | Kaufmann, P., Platzner, M.: Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming. GECCO 2008, ACM, p. 1219-1226 | 2008 | CACM | | 25.8.2008 |
| 26 | Wang J., Chen Q.S., Lee C.H.: Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware. IET Computers & Digital Techniques, Vol. 2, No. 5, 2008 p. 386-400 | 2008 | JIF | 1 | 3.12.2008 |
| 27 | Nirmal Kumar P., Anandhi S., Elancheralathan M., Raja Paul Perinbam J.: Testing virtual reconfigurable circuit designed for a fault tolerant system. Journal of Computer Science, Vol. 3, No. 12, 2007, p. 934-938 | 2007 | J | | 3.12.2008 |
| 28 | A. Guruva Reddy, K.Sri Rama Krishna, M.N.Giri Prasad, K.Chandra Bhushana Rao: Autonomously Restructured Fault Tolerant Image Enhancement Filter. ICGST International Journal on Graphics, Vision and Image Processing, GVIP, Vol. 8, No. 3, 2008, p. 35-40 | 2008 | J | | 3.12.2008 |
| 29 | Chu J, Zhao Q, Ding GL, et al.: The Implementation of Evolvable Hardware Closed Loop. International Conference on Intelligent Computation Technology and Automation, Changsha, CHINA, VOL 2, 2008, p. 48-51 | 2008 | CIEEEE | 1 | 3.3.2009 |
| 30 | Beckerleg, M., Collins, J.: Evolving Electronic Circuits For Robotic Control. In 15th International Conference on Mechatronics and Machine Vision in Practice M2VIP 2008, IEEE, 2008, p. 651-656 | 2008 | CIEEEE | | 3.3.2009 |
| 31 | Uma Rajaram, Raja Paul Perinbam, Bharghava. EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation. IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, 2009 p. 41-48 | 2009 | J | | 3.3.2009 |
| 32 | Jewajinda Y., Chongstitvatana P.: FPGA Implementation of a Cellular Univariate Estimation of Distribution Algorithm and Block-Based Neural Network as an Evolvable Hardware. In Proc. of the IEEE Congress on Evolutionary Computation, VOLS 1-8, IEEE, 2008, p. 3366-3373 | 2008 | CIEEEE | 1 | 27.4.2009 |
| 33 | A. Guruva Reddy, M.N. Giri Prasad, K. Sri Rama Krishna: Reconfigurable Circuit Design using Evolvable Hardware Chip for Illumination Tolerant Image Enhancement. In IEEE International Conference on Systems, Man and Cybernetics (SMC 2008), IEEE 2008, p. 262-265 | 2008 | CIEEEE | 1 | 13.9.2009 |
| 34 | HuaQiu Yang, LiGuang Chen, ShaoTeng Liu, HaiXiang Bu, JinMei Lai: Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA. Proc. of 2009 NASA/ESA Conf. on Adaptive Hardware and Systems, IEEE, 2009, p. 51-56 | 2009 | CIEEEE | 1 | 13.9.2009 |
| 35 | Upegui A.: Dynamically Reconfigurable Hardware for Evolving Bio-Inspired Architectures. In Chiong R. (Ed.): Intelligent Systems for Automated Learning and Adaptation: Emerging Trends and Applications, Information Science Reference 2009, p. 1-22 | 2009 | BCH | | 19.10.2009 |
| 36 | Fan Xiong; Rafla, N.I.: On-chip intrinsic evolution methodology for sequential logic circuit design. In 52nd IEEE International Midwest Symposium on Circuits and Systems. MWSCAS '09. IEEE, 2009, p. 200-203 | 2009 | CIEEEE | 1 | 19.10.2009 |
| 37 | Cancare, F., Santambrogio M., Sciuto, D.: A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of 2010 IEEE International Symposium on of Circuits and Systems (ISCAS), 2010, p. 853-856 | 2010 | CIEEEE | 1 | 12.8.2010 |
| 38 | Joans S.M., Anandanatarajan, Ravi S.: Non Linear Image Processing With EHW Filter. International Journal of Computer Applications, Vol. 5, No. 10, p. 38-45 | 2010 | J | | 12.8.2010 |
| 39 | Sri Rama Krishna K., Guruva Reddy A., Giri Prasad M. N., Chandrabushan Rao K., Madhavi M.: Genetic Algorithm Processor for Image Noise Filtering Using Evolvable Hardware. International Journal of Image Processing, Vol 4, No 3, p. 240-250 | 2010 | J | | 5.10.2010 |

| | | | | | |
|----|---|------|-------|---|-----------|
| 40 | Coole J., Stitt G.: Intermediate Fabrics: Virtual Architectures for Circuit Portability and Fast Placement and Routing. In Proc. of International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), ACM, 2010, p. 13-22 | 2010 | CACM | | 5.10.2010 |
| 41 | Kuyucu T.: Evolution of Circuits in Hardware and The Evolvability of Artificial Development. PhD thesis, University of York, 2010, p. 250 | 2010 | PHD | | 7.4.2011 |
| 42 | Glette K., Torresen J., Yasunaga M.: Online Evolvable Pattern Recognition Hardware. In S. Cagnoni (Ed.): Evolutionary Image Analysis and Signal Processing, SCI 213, 2009, p. 41-54 | 2009 | BCH | | 22.2.2012 |
| 43 | Beckerleg M., Collins J.: Using a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers. In Proc. of the World Congress on Engineering and Computer Science, Vol I, WCECS 2011, p. 1-6 | 2011 | C | | 22.2.2012 |
| 44 | Renesto M.: An efficient FPGA-based system for complete evolution of hardware components. MSc Thesis, Politecnico di Milano, 2011 | 2011 | MSC | | 22.2.2012 |
| | | | | | |
| | 2002 | | | | |
| | Sekanina, L.: Image Filter Design with Evolvable Hardware, In: Applications of Evolutionary Computing, LNCS 2279, Berlin, DE, Springer, 2002, p. 255-266 | | 1 | | |
| 1 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| 2 | Kumar P. N., Suresh, S., Perinbam, R. P.: Digital Image Filter Design using Evolvable Hardware. In Proc. of the Fourth Annual ACIS International Conference on Computer and Information Science ICIS'05, IEEE Press, 2005, p. 483-488 | 2005 | CIEEE | 1 | |
| 3 | Cai, X., Smith, S., Tyrrell, A.: Benefits of Employing an Implicit Context Representation on Hardware Geometry of CGP. In: Proc. of 6th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 143-154 | 2005 | LNCS | 1 | |
| 4 | Smith, S., Leggett, S., Tyrrell, A.: An Implicit Context Representation for Evolving Image Processing Filters. In: Applications of Evolutionary Computing, LNCS 3449, Berlin, Springer Verlag, 2005, p. 407-416 | 2005 | LNCS | 1 | |
| 5 | Gokhale, M., Graham, P.: Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays, Springer, 2005 | 2005 | B | | |
| 6 | Zhang, Y., Smith, S., Tyrrell, A.: Intrinsic Evolvable Hardware in Digital Filter Design. In: Applications of Evolutionary Computing, Berlin, DE, Springer, LNCS 3005, 2004, p. 389-398 | 2004 | LNCS | 1 | |
| 7 | Zhang, Y., Smith, S., Tyrrell, A.: Digital Circuit Design Using Intrinsic Evolvable Hardware. In Proc of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, USA, IEEE CS Press, 2004, p. 55-62 | 2004 | CIEEE | 1 | |
| 8 | Sumathi A., Wahida Banu: Digital Filter Design Using Evolvable Hardware Chip for Image Enhancement. International Conference on Intelligent Computing, ICIC 2006, Kunming, China, LNCS 4113, 2006, p. 663-671 | 2006 | LNCS | 1 | 29.1.2008 |
| 9 | Jin Wang and Chong Ho Lee: Complete FPGA Implemented Evolvable Image Filters. Proc. of Advances in Artificial Intelligence, 5th Mexican International Conference on Artificial Intelligence, Apizaco, Springer, LNAI 4293, 2006, p. 767-777 | 2006 | LNAI | 1 | 29.1.2008 |
| 10 | Jie Li, Shitan Huang: Adaptive Salt & Pepper Noise Removal: A Functional Level Evolution based Approach. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 391-397 | 2008 | CIEEE | 1 | 25.8.2008 |
| 11 | Miller, J., Harding, S.: Cartesian Genetic Programming. GECCO 2008 Tutorials, ACM, p. 2701-2725 | 2008 | CACM | | 25.8.2008 |

| | | | | | |
|----|---|------|-------|---|------------|
| 12 | A. Guruva Reddy, K.Sri Rama Krishna, M.N.Giri Prasad, K.Chandra Bhushana Rao: Autonomously Restructured Fault Tolerant Image Enhancement Filter. ICGST International Journal on Graphics, Vision and Image Processing, GVIP, Vol. 8, No. 3, 2008, p. 35-40 | 2008 | J | | 3.12.2008 |
| 13 | A. Guruva Reddy, M.N. Giri Prasad, K. Sri Rama Krishna: Reconfigurable Circuit Design using Evolvable Hardware Chip for Illumination Tolerant Image Enhancement. In IEEE International Conference on Systems, Man and Cybernetics (SMC 2008), IEEE 2008, p. 262-265 | 2008 | CIEEE | 1 | 13.9.2009 |
| 14 | Oltean M, Grosan C, Diosan L, et al.: Genetic Programming with Linear Representation: A Survey. Int. Journal on Artificial Intelligence Tools, Vol. 18, No. 2, 2009, p. 197-238 | 2009 | JIF | 1 | 13.9.2009 |
| 15 | Zhiguo Bao, Takahiro Watanabe: Evolutionary Design for Image Filter using GA. In Proc. of the TENCON 2009, IEEE, 2009, 164-169 | 2009 | CIEEE | 1 | 20.1.2010 |
| 16 | B. Hari krishna, S.Ravi: Autonomous Testing of Reconfigurable Evolved Circuits Using Embedded IP Core Units. MASAUM Journal of Basic and Applied Sciences Vol. 1, No. 2, 2009, p. 243-248 | 2009 | J | | 20.1.2010 |
| 17 | Joans S.M., Anandanatarajan, Ravi S.: Non Linear Image Processing With EHW Filter. International Journal of Computer Applications, Vol. 5, No. 10, p. 38-45 | 2010 | J | | 12.8.2010 |
| 18 | Bao Z., Watanabe T.: Mixed constrained image filter design using particle swarm optimization. Artif Life and Robotics, Vol. 15, No. 3, 2010, p. 363-368 | 2010 | J | | 25.11.2010 |
| 19 | Bao Z.G., Wang F.F., Zhao X.M., et al.: Fault-tolerant Image Filter Design using GA. TENCON IEEE Region 10 Conference Proceedings. IEEE, 2010, p. 897-902 | 2010 | CIEEE | 1 | 7.4.2011 |
| 20 | for Salt-and-Pepper Noise Reduction Using Genetic Algorithm. IEEE Transactions on Electronics, Information and Systems, Vol. 131, No. 3, 2011, p. 584-591 | 2011 | J | | 7.4.2011 |
| 21 | Bagheri M., Taheri M., Mohammadi K., Mosavi M.R.: Evolution of mapping functions for image encryption using Evolvable Hardware. In Proc. of the 5th International Symposium on Telecommunications (IST), 2010, p.852-857 | 2010 | CIEEE | | 17.6.2011 |
| 22 | Zhiguo Bao, Fangfang Wang, Xiaoming Zhao, Takahiro Watanabe: Fault-tolerant image filter design using particle swarm optimization. Artificial Life and Robotics, 2011 Vol. 16, p. 333-337 | 2011 | J | | 22.2.2012 |
| | | | | | |
| | Sekanina, L., Torresen, J.: Detection of Norwegian Speed Limit Signs, In: Proc. of the 16th European Simulation Multiconference, Delft, SCS, 2002, p. 337-340 | | 1 | | |
| 1 | Zin, T. T., Koh, S. S. Hama, H.: Optimal Color Space for Relative Color Polygons. IEICE Electronics Express. Vol. 4, No. 3, 2007, p. 106-113 | 2007 | JIF | 1 | 21.6.2007 |
| 2 | Wu J. P., Tsai, Y. C.: Real-time speed limit sign recognition based on locally adaptive thresholding and depth-first-search. Photogrammetric Engineering and remote sensing. 71 (4), 2005, p. 405-414 | 2005 | JIF | 1 | |
| 3 | Liu, Y., Ikenaga, T., Goto, S.: Geometrical, Physical and Text/Symbol Analysis Based Approach of Traffic Sign Detection System. IEEE Intelligent Vehicles Symposium, Tokyo, 2006, p. 238 - 243 | 2006 | CIEEE | | |
| 4 | Lombardi, L., Marmol, R., Toccalini, A.: Automatic Recognition of Road Sign Passo-Carrabile. In: Image Analysis and Processing – ICIAP 2005: 13th International Conference, Cagliari, Italy, September 6-8, LNCS 3617, Springer, 2005, p. 1059-1067 | 2005 | LNCS | 1 | |
| 5 | Soetedjo, A., Yamada, K.: Fast and Robust Traffic Sign Detection. In: 2005 IEEE International Conference on Systems, Man and Cybernetics, Waikoloa, Hawaii IEEE Press, 2005, p. 1341-1346 | 2005 | CIEEE | 1 | |
| 6 | Mattar, M., Hanson, A., Learned-Miller, E.: Sign Classification using Local and Meta-Features. In: Proc. of the 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition CVPR'05, IEEE Computer Society Press, 2005, p. 8 | 2005 | CIEEE | | |

| | | | | | |
|----|---|------|-------|---|-----------|
| 7 | Silapachote, P. et al.: Automatic Sign Detection and Recognition in Natural Scenes. In: Proc of the 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition CVPR'05, IEEE Computer Society Press, 2005, p. 8 | 2005 | CIEEE | | |
| 8 | Silapachote, P., Hanson, A., Weiss, R.: A Hierarchical Approach to Sign Recognition. In Proc. of the Seventh IEEE Workshops on Application of Computer Vision (WACV/MOTION'05) - Volume 1, IEEE Computer Society Press, 2005, pp. 22-28 | 2005 | CIEEE | 1 | |
| 9 | Raman R. K.: Active Contour Models for Object Tracking, Part II Computer Science Tripos Project Dissertation, University of Cambridge, 2003, 63 p. | 2003 | MSC | | |
| 10 | De Mol, R. M. et al.: WASP: Scenario choice. Deliverable D6.IIST-034963, Public Report, 2007, 57 p. | 2007 | O | | 21.6.2007 |
| 11 | A. Soetedjo, K. Yamada: Traffic Sign Classification Using Ring Partitioned Method, Joint 2nd International Conference on Soft Computing and Intelligent Systems and 5th International Symposium on Advanced Intelligent Systems (SCIS & ISIS 2004), TUE-2-1, Yokohama (2004) | 2004 | C | | 21.6.2007 |
| 12 | Zin T. T., Koh S. S., Hama, H.: Relative color polygons for object detection and recognition Source. In Proc. of the Rough Sets and Current Trends in Computing, LNCS 4259, Springer, 2006, p. 834-843 | 2006 | LNCS | 1 | 3.12.2008 |
| 13 | Shneier M.: Road sign detection and recognition. In Proc. 2006 SPIE Conference on Unmanned Systems Technology VIII, USA, 2006 | 2006 | C | 1 | 3.12.2008 |
| 14 | Soetedjo Y., Yamada K.: An Efficient Algorithm for Traffic Sign Recognition. Journal of Advanced Computational Intelligence and Intelligent Informatics. Vol 10., No. 3, 2006, p. 409-418 | 2006 | J | | 3.3.2009 |
| 15 | Nguyen G.P., Andersen H. J.: A Fast Sign Localization System Using Discriminative Color Invariant Segmentation. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY VOLUME 36 DECEMBER 2008. p. 507 - 513 | 2008 | J | | 3.3.2009 |
| 16 | ZIN THI THI, KOH SUNG SHIK, HAMA HIROMITSU: Two Dimensional Color Space and Color Shifting. Mem Fac Eng Osaka City Univ, VOL. 47, 2006, p. 1-8 | 2006 | J | | 3.3.2009 |
| 17 | Tsai Y. C., Kim P., Wang Z. H.: Generalized Traffic Sign Detection Model for Developing a Sign Inventory. JOURNAL OF COMPUTING IN CIVIL ENGINEERING, Vol. 23, No. 5, 2009, p. 266-276 | 2009 | JIF | 1 | 13.9.2009 |
| 18 | REITERER A., HASSAN T., EL-SHEIMY N.: Automated Traffic Sign Detection for Modern Driver Assistance Systems. In Proc. of the XXIV FIG Congress 2010, p. 1-16 | 2010 | C | | 12.8.2010 |
| 19 | Zakir U., Leonce A.N.J., Edirisinghe E.A.: Road Sign Segmentation based on Colour Spaces: A Comparative Study. In proc. of the Computer Graphics and Imaging, CGIM, Acta Press, 2010, p. 72-79 | 2010 | C | | 7.4.2011 |
| 20 | Tsai Y., Wang Z.: Image Processing Algorithms for An Enhanced Roadway Sign Data Collection. In 7th International Conference on Managing Pavement Assets, 2008, Canada, p. 14 | 2008 | C | | 21.7.2011 |
| 21 | Malik R., Nazir S., Khurshid J.: Colour Based Road Sign Detection and Extraction from Still Images. In the 9th Int. Conf. on Cybernetic Intelligent Systems, IEEE, 2010, p. 1-6 | 2010 | CIEEE | | 22.2.2012 |
| 22 | Nienhuser D., Gump T., Zollner J. M.: Relevance Estimation of Traffic Elements Using Markov Logic Networks. 14th International IEEE Conference on Intelligent Transportation Systems, Washington, DC, 2011, p. 1659-1664 | 2011 | CIEEE | | 22.2.2012 |
| | | | | | |
| | Sekanina, L., Drabek, V.: Automatic Design of Image Operators Using Evolvable Hardware. Proc. of the 5th IEEE Design and Diagnostics of Electrical Circuits and Systems workshop, DDECS 2002, Brno, p. 132-139 | | | 1 | |

| | | | | | |
|---|---|------|-------|---|------------|
| 1 | Wang, J., Jung, K., Lee, Ch.: Evolutionary Design of Image Filter Using the Celoxica RC1000 Board. International Conference on Control, Automation and Systems, ICCAS Korea 2005 | 2005 | C | | |
| 2 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| 3 | Kumar P. N., Suresh, S., Perinbam, R. P.: Digital Image Filter Design using Evolvable Hardware. In Proc. of the Fourth Annual ACIS International Conference on Computer and Information Science ICIS'05, IEEE Press, 2005, p. 483-488 | 2005 | CIEEE | 1 | |
| 4 | Cai, X., Smith, S., Tyrrell, A.: Benefits of Employing an Implicit Context Representation on Hardware Geometry of CGP. In: Proc. of 6 th Int. Conference on Evolvable Systems: From Biology to Hardware, ICES 2005, LNCS 3637, Springer Verlag, 2005, p. 143-154 | 2005 | LNCS | 1 | |
| 5 | Smith, S., Leggett, S., Tyrrell, A.: An Implicit Context Representation for Evolving Image Processing Filters. In: Applications of Evolutionary Computing, LNCS 3449, Berlin, Springer Verlag, 2005, p. 407-416 | 2005 | LNCS | 1 | |
| 6 | Zhang, Y., Smith, S., Tyrrell, A.: Intrinsic Evolvable Hardware in Digital Filter Design. In: Applications of Evolutionary Computing, Berlin, DE, Springer, LNCS 3005, 2004, p. 389-398 | 2004 | LNCS | 1 | |
| 7 | Zhang, Y., Smith, S., Tyrrell, A.: Digital Circuit Design Using Intrinsic Evolvable Hardware. In Proc of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, USA, IEEE CS Press, 2004, p. 55-62 | 2004 | CIEEE | 1 | |
| 8 | Kaufmann, P., Platzner, M.: Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming. GECCO 2008, ACM, p. 1219-1226 | 2008 | CACM | | 25.8.2008 |
| 9 | Joans S.M., Anandanatarajan, Ravi S.: Non Linear Image Processing With EHW Filter. International Journal of Computer Applications, Vol. 5, No. 10, p. 38-45 | 2010 | J | | 12.8.2010 |
| | | | | | |
| | Sekanina, L.: Evolution of Digital Circuits Operating as Image Filters in Dynamically Changing Environment. In: Proc. of the 8th International Conference on Soft Computing Mendel, Brno, Czech Rep., 2002, p. 33–38 | | | 1 | |
| 1 | Gordon, T., Bentley, P.: Evolving Hardware. In Zomaya, A. (Ed.) Handbook of Nature-Inspired and Innovative Computing, Springer, 2006, 387-432 | 2006 | BCH | | |
| 2 | Gordon, T.: Exploiting Development to Enhance the Scalability of Hardware Evolution. PhD Thesis, University of London, 2005 | 2005 | PHD | | |
| | | | | | |
| 1 | Sekanina, L., Drábek, V. Soft Hardware. Vesmír. Vol. 81(7), 2002, 393-395 | | | 1 | |
| | 1 Přečetli jsme za vás. Automa. 11/2002 | 2002 | CZ | | |
| 2 | Burian P.: Návrh číslicových obvodů za pomoci evolučních výpočetních technik. Automatizace, Vol. 52, No. 3, 2009, p. 178-180 | 2009 | CZ | | 19.10.2009 |
| | | | | | |
| | Sekanina, L.: Automata of Evolvable Computational Machines. In: Proc. of the 8th Student Electrical Engineering, Information and Communication Technologies 2002 at VUT Brno, Brno, Czech Rep., 2002, p. 491–495 | | | 1 | |
| 1 | Matousek, R.: Reconfigurable Designs in FPGAs. Postgraduate study report DC-PSR-2003-10 | 2003 | O | | |
| | | | | | |
| | Sekanina, L.: Nanostructures and bio-inspired computer engineering, In: Proceedings of Nano02, Ostrava, CZ, Repronis, 2002, s. 233-236 | | | 1 | |
| 1 | Bakhouya, M.: Towards a bio-inspired architecture for autonomic network-on-chip. Proc. of the Int. Conf. on High Performance Computing and Simulation (HPCS), 2010, p.491-497 | 2010 | CIEEE | | 17.6.2011 |
| | | | | | |
| | 2001 | | | | |

| | | | | | |
|----|--|------|-------|---|-----------|
| | Sekanina, L., Dvořák, V.: A Totally Distributed Genetic Algorithm: From a Cellular System to the Mesh of Processors, In: Modelling and Simulation 2001, Delft, The Netherlands, The SCS Publishing House, p. 539-543 | 1 | | | |
| 1 | Kumar, S. V.: Vitri - A Generic Framework for Engineering Decision Support Systems on Heterogeneous Computer Networks. PhD Thesis, North Carolina State University, 2002, p. 199 | 2002 | PHD | | 21.6.2007 |
| | | | | | |
| | 2000 | | | | |
| | Sekanina, L., Ruzicka, R.: Design of the Special Fast Reconfigurable Chip Using Common FPGA . In 3rd IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop 2000, Smolenice, Slovakia, p. 161-168 | 1 | | | |
| 1 | Torresen, J., Jakobsen, J.: An FPGA Implemented Processor Architecture with Adaptive Resolution. In Proc. of 1st NASA/ESA Adaptive Hardware and Systems Conference, IEEE CS Press, 2006, p. 386-389 | 2006 | CIEEE | 1 | |
| 2 | Torresen, J.: An Evolvable Hardware Tutorial. In Proc. of the 14th Field Programmable Logic and Applications FPL 2004 conference. Antwerp, Belgium, LNCS 3203, Springer Verlag, Berlin 2004, p. 821-830 | 2004 | LNCS | 1 | |
| 3 | Martin, P.: Genetic Programming in Hardware. PhD thesis, University of Essex, UK, 2003 | 2003 | PHD | | |
| 4 | Torresen, J.: Reconfigurable Logic Applied for Designing Adaptive Hardware Systems. International Conference on Advances in Infrastructure for Electronic Business, Education, Science, and Medicine on the Internet (SSGRR 2002W), January 2002, L'Aquila, Italy. | 2002 | C | | |
| 5 | Torresen, J., Vinger, K., A.: High Performance Computing by Context Switching Reconfigurable Logic. In proc. of 16th European Simulation Multiconference (ESM-2002), pp. 207-210, June 2002, Darmstadt, Germany. | 2002 | C | 1 | |
| 6 | Knut Arne Vinger and Jim Torresen. Implementing Evolution of FIR-Filters Efficiently in an FPGA. In proc. of 2003 NASA/DoD Conference on Evolvable Hardware (EH-2003), July, 2003, Chicago, Illinois, USA, IEEE Computer Society Press, 2003, pp. 26-29 | 2003 | CIEEE | 1 | |
| 7 | Glette, K., Torresen, J., Yasunaga, M.: An Online EHW Pattern Recognition System Applied to Face Image Recognition. EvoWorkshops 2007, LNCS 4448, p. 271-280, 2007 | 2007 | LNCS | 1 | 21.6.2007 |
| 8 | Glette, K., Torresen, J., Yasunaga, M.: Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA. In Proc. of the 2007 NASA/ESA Conference on Adaptive Hardware and Systems, Edinburgh, IEEE, 2007, p. 463-470 | 2007 | CIEEE | 1 | 1.9.2007 |
| 9 | Glette, K., Torresen, J., Yasunaga, M.: An Online EHW Pattern Recognition System Applied to Sonar Spectrum Classification. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 1-12 | 2007 | LNCS | 1 | 1.9.2007 |
| 10 | Torresen, J., Glette, K.: Improving Flexibility in On-Line Evolvable Systems by Reconfigurable Computing. In: Proc. of Evolvable Systems: From Biology to Hardware. Wuhan, China, LNCS 4684, Springer, 2007, p. 391-402 | 2007 | LNCS | 1 | 1.9.2007 |
| 11 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |
| 12 | Yan Meng: A dynamic self-reconfigurable mobile robot navigation system. Proc. of the 2005 IEEE/ASME International Conference on Advanced Intelligent Mechatronics. Monterey, CA, 2005, p. 1541-1546 | 2005 | CIEEE | | 29.1.2008 |
| 13 | Karunya, B., Uma, R.: Functional Level Implementation Of Evolvable Hardware Using Genetic Algorithms. In Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. Proceedings of the International Conference, June 2006, IEEE p. 671 - 674 | 2006 | CIEEE | 1 | 14.5.2008 |

| | | | | | |
|----|---|------|-------|---|------------|
| 14 | Glette, K., Torresen, J., Gruber, T., Sick, B., Kaufmann, P., Platzner, M.: Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control. In Proc. of the 2008 NASA/ESA Conference on Adaptive Hardware and Systems, Noordwijk, The Netherlands, IEEE CPS, 2008, p. 32-39 | 2008 | CIEEE | 1 | 25.8.2008 |
| 15 | Glette, K.: Design and Implementation of Scalable Online Evolvable Hardware Pattern Recognition Systems. PhD thesis, University of Oslo 2008, 120 p. | 2008 | PHD | | 3.12.2008 |
| 16 | A. Guruva Reddy, K.Sri Rama Krishna, M.N.Giri Prasad, K.Chandra Bhushana Rao: Autonomously Restructured Fault Tolerant Image Enhancement Filter. ICGST International Journal on Graphics, Vision and Image Processing, GVIP, Vol. 8, No. 3, 2008, p. 35-40 | 2008 | J | | 3.12.2008 |
| 17 | Torresen J., Senland J. A., Glette, K.: Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System. Proc. of the 26th Norchip Conference, IEEE 2008, 4 p. | 2008 | CIEEE | | 3.12.2008 |
| 18 | Hiroyuki Kawai et al.: An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration. In Proc. of the Field-Programmable Technology Conference, FPT 2008, IEEE, 2008, p. 169-176 | 2008 | CIEEE | 1 | 3.3.2009 |
| 19 | Glette K., Torresen J., Hovin M.: Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System. Proc. of 2009 NASA/ESA Conf. on Adaptive Hardware and Systems, IEEE, 2009, p. 19-26 | 2009 | CIEEE | 1 | 13.9.2009 |
| 20 | Yan Meng: Agent-based reconfigurable architecture for real-time object tracking. Journal of Real-Time Image Processing, to appear, 2009, p. 13 | 2009 | J | | 13.9.2009 |
| 21 | B. Hari krishna, S.Ravi: Autonomous Testing of Reconfigurable Evolved Circuits Using Embedded IP Core Units. MASAUM Journal of Basic and Applied Sciences Vol. 1, No. 2, 2009, p. 243-248 | 2009 | J | | 20.1.2010 |
| 22 | Lysecky R., Miller K., Vahid F., Vissers K.: Firm-core Virtual FPGA for Just-in-Time FPGA Compilation. In Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays. ACM, 2005, 7 p. | 2005 | CACM | | 25.10.2011 |
| 23 | Torresen J., Koch D.: Can Run-time Reconfigurable Hardware be more Accessible? Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms. WORLDCOMP 2011, 8 p. | 2011 | C | | 25.10.2011 |
| 24 | CHU JIE et al.: Self-recovery of Motor Control Circuit Based on MFNNVRC. American Journal of Engineering and Technology Research, Vol. 11, No.9, 2011, p. 2589-2593 | 2011 | J | | 25.10.2011 |
| 25 | Kaufmann P., Glette K., Gruber T., Platzner M., Torresen J., Sick B.: Classification of Electromyographic Signals: Comparing Evolvable Hardware to Conventional Classifiers. IEEE Transactions on Evolutionary Computation, 2012 | 2012 | JIF | | 22.2.2012 |
| 26 | Glette K., Torresen J., Yasunaga M.: Online Evolvable Pattern Recognition Hardware. In S. Cagnoni (Ed.): Evolutionary Image Analysis and Signal Processing, SCI 213, 2009, p. 41-54 | 2009 | BCH | | 22.2.2012 |
| | | | | | |
| | Sekanina L., Drábek V.: Relation Between Fault Tolerance and Reconfiguration in Cellular Systems, In: 6th IEEE Int. On-Line Testing Workshop, Palma de Mallorca, Spain, IEEE Computer Press, 2000, p. 25-30 | | | 1 | |
| 1 | Greenwood, G., Tyrrell, A.: Introduction to Evolvable Hardware. A Practical Guide for Designing Self-Adaptive Systems. IEEE Press, Wiley Interscience, 2006 | 2006 | B | | |
| 2 | Greenwood, G.: On the Practicality of Using Intrinsic Reconfiguration for Fault Recovery. IEEE Trans. On Evolutionary Computation. Vol. 9, No. 4, 2005, p. 398-405 | 2005 | JIF | 1 | |
| 3 | Greenwood, G.: On the Practicality of Intrinsic Reconfiguration As a Fault Recovery Method in Analog Systems. CoRR, April 2004 [cs.PF/0404001] | 2004 | O | | |
| 4 | Greenwood, G. W.: Attaining Fault Tolerance through Self-adaption: The Strengths and Weaknesses of Evolvable Hardware Approaches. J.M. Zurada et al. (Eds.): World Congress on Computational Intelligence 2008 Plenary/Invited Lectures, LNCS 5050, Springer, 2008, p. 368-387 | 2008 | LNCS | 1 | 25.8.2008 |

| | | | | | |
|---|--|------|-------|---|------------|
| 5 | Philippe J. M. et al.: First Annual Research Report On Sane Hardware Architectures and Technologies. EU project Contract Number: IST027611, 2006, 74 p. | 2006 | O | | 3.12.2008 |
| 6 | Huan-yu Tu: Comparisons of Self-Healing Fault-Tolerant Computing Schemes. In Proc. of the World Congress on Engineering and Computer Science 2010 Vol I, WCECS, IAENG, 2010, p. 87-92 | 2010 | C | | 25.11.2010 |
| | Sekanina, L., Sllame, A.: Toward Uniform Approach to Design of Evolvable Hardware Based Systems. In Proc. of Field Programmable Logic and Applications, FPL 2000, LNCS 1896, Springer, 2000, p. 814-817 | | | 1 | |
| 1 | Torresen, J.: An Evolvable Hardware Tutorial. In Proc. of the 14th Field Programmable Logic and Applications FPL 2004 conference. Antwerp, Belgium, LNCS 3203, Springer Verlag, Berlin 2004, p. 821-830 | 2004 | LNCS | 1 | |
| 2 | Torresen, J.: Evolvable Hardware as a New Computer Architecture. International Conference on Advances in Infrastructure for Electronic Business, Education, Science, and Medicine on the Internet (SSGRR 2002W), January 2002, L`Aquila, Italy. | 2002 | C | | |
| 3 | Anandaraj S.P., Kumar R.N., Ravi S., Sharma S.S.V.N.: Fault Tolerant Implementation of Xilinx Vertex FPGA for Sensor Systems through On-Chip System Evolution. In Proc. Communication and Networking International Conference, FGCN 2010, Held as Part of the Future Generation Information Technology Conference, Part II FGIT 2010, p. 459-468 | 2010 | C | 1 | 7.4.2011 |
| 4 | Cancare F., Bhandariy B., Bartolini D.B., Carminati M., Santambrogio M.D.: A Bird's Eye View of FPGA-based Evolvable Hardware. In: Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, Los Alamitos, US, IEEE CS, 2011, s. 169-175 | 2011 | CIEEE | | 17.6.2011 |
| | Sekanina, L., Drabek, V.: The Concept of Pseudo Evolvable Hardware, In: IFAC Workshop on Programmable Devices and Systems 2000, Elsevier Science Ltd. Oxford, GB, 2000, p. 6, ISBN 0-08-043620-X | | | 1 | |
| 1 | Upegui, A.: Dynamically Reconfigurable Bio-inspired Hardware, PhD Thesis 3632, Lausanne, EPFL, 2006, p. 205 | 2006 | PHD | | |
| 2 | Koelmeyer, S.: Reconfigurable Hardware for use in Ad Hoc Sensor Networks. BSc. thesis, School of Computer Science and Software Engineering, Monash University, Australia, 2004, p. 40 | 2004 | BSC | | |
| 3 | Upegui, A. Sanchez E.: Evolvable FPGAs. in book Reconfigurable Computing (ed. Hauck, S., DeHon A.) Morgan Kaufmann, 2008, p. 725-752 | 2008 | BCH | | 14.1.2008 |
| | 1999 | | | | |
| | Sekanina, L., Drábek, V.: Evolvable hardware – evoluce na čipu. Elektrotechnika Vol. 1. No. 5, 1999 | | | 1 | |
| 1 | Burian, J.: Kognice kontra informace. In. Proc. of Kognícia a umělý život V. Smolenice, Slovakia, 2005, 12 p. | 2005 | CZ | | |
| 2 | Burian, J.: Etika umělého vědomí. In: Sinčák P., Kvasnička V., Pospíchal J., Kelemen J., Návrat P. (ed.). Kognice a umělý život. Košice: Elfa, 2003, 6 p. | 2003 | CZ | | |
| | Sekanina L.: Evolvable Hardware as Non-Linear Predictor for Image Compression. In: Proc. of the 2nd Prediction Conference Nostradamus 1999, Zlín, CZ, 1999, p. 87-92 | | | 1 | |
| 1 | Kattan A.: Universal intelligent data compression systems: A review. In Proc. of the Computer Science and Electronic Engineering Conference (CEEC), 2010, IEEE, p. 1-10 | 2010 | CIEEE | | 25.11.2010 |
| 2 | Kattan A.: Evolutionary Synthesis of Lossless Compression Algorithms: the GP-zip Family. PhD Thesis, University of Essex, 2010, p. 176 | 2010 | PHD | | 7.4.2011 |
| | | | | | 24 |

| | | | | |
|--|---|-----|-----|--|
| | | | | |
| | Papers (co) Authored by L. Sekanina | 77 | | |
| | | | | |
| | Citations in 2002 | 5 | | |
| | Citations in 2003 | 6 | | |
| | Citations in 2004 | 18 | | |
| | Citations in 2005 | 50 | | |
| | Citations in 2006 | 70 | | |
| | Citations in 2007 | 73 | | |
| | Citations in 2008 | 100 | | |
| | Citations in 2009 | 85 | | |
| | Citations in 2010 | 92 | | |
| | Citations in 2011 | 63 | | |
| | Citations in 2012 | 7 | | |
| | Citations total | 569 | | |
| | Citations discovered in ISI Web of Knowledge (self-citations removed) | | 216 | |
| | | | | |
| | Citations in Journals with Impact Factor (JIF) | | 61 | |
| | Citations in Journals (J) | | 101 | |
| | Citations in LNCS | | 60 | |
| | Citations in LNAI | | 10 | |
| | Citations in IEEE Conference Proceedings (CIEEE) | | 152 | |
| | Citations in ACM Conference Proceedings (CACM) | | 25 | |
| | Citations in Other Conference Proceedings (C) | | 49 | |
| | Citations in Books (B) | | 14 | |
| | Citations in Book Chapters (BCH) | | 26 | |
| | Citations in PhD Thesis (PHD) | | 31 | |
| | Citations in MSC Thesis (MSC) | | 13 | |
| | Citations in BC Thesis (BSC) | | 1 | |
| | Citations in Patents (P) | | 2 | |
| | Other citations (O) | | 15 | |
| | Citations in Czech Journals/Books/Conf. Papers | | 9 | |
| | Sum | | 569 | |
| | | | | |