Prof. Ing. Lukáš Sekanina, Ph.D.

VAŠÍČEK Zdeněk, MRÁZEK Vojtěch and SEKANINA Lukáš. Evolutionary Functional Approximation of Circuits Implemented into FPGAs. In: 2016 IEEE Symposium Series on Computational Intelligence. Athens: Institute of Electrical and Electronics Engineers, 2016, pp. 1-8. ISBN 978-1-5090-4240-1.
Publication language:english
Original title:Evolutionary Functional Approximation of Circuits Implemented into FPGAs
Title (cs):Funkční aproximace obvodů pro FPGA založená na evolučním algoritmu
Pages:1-8
Proceedings:2016 IEEE Symposium Series on Computational Intelligence
Conference:IEEE Symposium Series on Computational Intelligence 2016
Place:Athens, GR
Year:2016
ISBN:978-1-5090-4240-1
Publisher:Institute of Electrical and Electronics Engineers
Files: 
++Type Name Title Size Last modified
iconices.pdf739 KB2016-12-13 10:25:16
^ Select all
With selected:
Keywords
functional approximation
evolutionary algorithm
equivalence
FPGA synthesis
Annotation
In many applications it is acceptable to allow a small error in the result if significant improvements are obtained in terms of performance, area or energy efficiency. Exploiting this principle is particularly important for FPGA-based solutions that are inherently subject to many resources- oriented constraints. This paper devises an automated method that enables to approximate circuit components which are often implemented in multiple instances in FPGA-based accelerators. The approximation process starts with a fully functional gate-level circuit, which is approximated by means of Cartesian Genetic Programming reflecting the error metric and constraints formulated by the user. The evolved circuits are then implemented for a particular FPGA by common FPGA synthesis and optimization tools. It is shown using five different FPGA tools, that the approximations obtained by CGP working at the gate level are preserved at the level look-up tables of FPGAs. The proposed method is evaluated in the task of 8-bit adder, 8-bit multiplier, 9-input median and 25-input median approximation. 
BibTeX:
@INPROCEEDINGS{
   author = {Zden{\v{e}}k Va{\v{s}}{\'{i}}{\v{c}}ek and Vojt{\v{e}}ch
	Mr{\'{a}}zek and Luk{\'{a}}{\v{s}} Sekanina},
   title = {Evolutionary Functional Approximation of Circuits
	Implemented into FPGAs},
   pages = {1--8},
   booktitle = {2016 IEEE Symposium Series on Computational Intelligence},
   year = {2016},
   location = {Athens, GR},
   publisher = {Institute of Electrical and Electronics Engineers},
   ISBN = {978-1-5090-4240-1},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=11243}
}

Your IPv4 address: 54.81.210.99
Switch to IPv6 connection

DNSSEC [dnssec]