Prof. Ing. Lukáš Sekanina, Ph.D.

STRNADEL Josef, PEČENKA Tomáš and SEKANINA Lukáš. On Testability Analysis Driven Generation of Synthetic Register-Transfer Level Benchmark Circuits. In: Proceedings of 5th Electronic Circuits and Systems Conference. Bratislava: Slovak University of Technology in Bratislava, 2005, pp. 107-110.
Publication language:english
Original title:On Testability Analysis Driven Generation of Synthetic Register-Transfer Level Benchmark Circuits
Title (cs):Generování syntetických benchmarkových obvodů řízené analýzou testovatelnosti na úrovni meziregistrových přenosů
Pages:107-110
Proceedings:Proceedings of 5th Electronic Circuits and Systems Conference
Conference:5th Electronic Circuits and Systems Conference
Place:Bratislava, SK
Year:2005
Publisher:Slovak University of Technology in Bratislava
Files: 
+Type +Name Title Size Last modified
icon2005-ecs.pdf204 KB2008-01-30 10:42:47
^ Select all
With selected:
Keywords
Register-transfer level, synthetic benchmark circuit, testability analysis, evolutionary algorithm

 

Annotation
Use of benchmark designs has become an important part of a process of designing complex systems. However, existing register-transfer level benchmark suites are not sufficient for evaluation of new architectures and tools; synthetic benchmark circuits are an alternative. In the paper, it is demonstrated how evolutionary techniques can be used to generate synthetic benchmarks covering a wide scale of testability properties. The generation process is driven by a register-transfer level testability analysis method and generated benchmarks are stored in synthesizable VHDL source-code. Results gained by proposed method together with future research trends are discussed at the end of the paper.
BibTeX:
@INPROCEEDINGS{
   author = {Josef Strnadel and Tom{\'{a}}{\v{s}} Pe{\v{c}}enka and
	Luk{\'{a}}{\v{s}} Sekanina},
   title = {On Testability Analysis Driven Generation of Synthetic
	Register-Transfer Level Benchmark Circuits},
   pages = {107--110},
   booktitle = {Proceedings of 5th Electronic Circuits and Systems
	Conference},
   year = {2005},
   location = {Bratislava, SK},
   publisher = {Slovak University of Technology in Bratislava},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=7867}
}

Your IPv4 address: 54.225.47.94
Switch to IPv6 connection

DNSSEC [dnssec]