Prof. Ing. Lukáš Sekanina, Ph.D.

SALVADOR Ruben, OTERO Andres, MORA Javier, DE la Torre Eduardo, RIESGO Teresa and SEKANINA Lukáš. Implementation Techniques for Evolvable HW Systems: Virtual vs. Dynamic Reconfiguration. In: Proc. of the 22nd International Conference on Field Programmable Logic and Applications (FPL). Oslo: IEEE Computer Society, 2012, pp. 547-550. ISBN 978-1-4673-2257-7.
Publication language:english
Original title:Implementation Techniques for Evolvable HW Systems: Virtual vs. Dynamic Reconfiguration
Title (cs):Implementační techniky pro vyvíjející se HW systémy: virtuální vs. dynamická rekonfigurace
Pages:547-550
Proceedings:Proc. of the 22nd International Conference on Field Programmable Logic and Applications (FPL)
Conference:International Conference on Field Programmable Logic and Applications
Place:Oslo, NO
Year:2012
ISBN:978-1-4673-2257-7
Publisher:IEEE Computer Society
Files: 
+Type Name Title +Size Last modified
iconfpl12.pdf660 KB2012-10-30 14:31:45
^ Select all
With selected:
Keywords
FPGA, evolvable hardware, digital circuit, image filter
Annotation
Adaptive hardware requires some reconfiguration capabilities. FPGAs with native dynamic partial reconfiguration (DPR) support pose a dilemma for system designers: whether to use native DPR or to build a virtual reconfigurable circuit (VRC) on top of the FPGA which allows selecting alternative functions by a multiplexing scheme. This solution allows much faster reconfiguration, but with higher resource overhead. This paper discusses the advantages of both implementations for a 2D image processing matrix. Results show how higher operating frequency is obtained for the matrix using DPR. However, this is compensated in the VRC during evolution due to the comparatively negligible reconfiguration time. Regarding area, the DPR implementation consumes slightly more resources due to the reconfiguration engine, but adds further more capabilities to the system.
BibTeX:
@INPROCEEDINGS{
   author = {Ruben Salvador and Andres Otero and Javier Mora and Eduardo
	Torre la De and Teresa Riesgo and Luk{\'{a}}{\v{s}} Sekanina},
   title = {Implementation Techniques for Evolvable HW Systems: Virtual
	vs. Dynamic Reconfiguration},
   pages = {547--550},
   booktitle = {Proc. of the 22nd International Conference on Field
	Programmable Logic and Applications (FPL)},
   year = {2012},
   location = {Oslo, NO},
   publisher = {IEEE Computer Society},
   ISBN = {978-1-4673-2257-7},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php?id=9985}
}

Your IPv4 address: 54.162.105.241
Switch to IPv6 connection

DNSSEC [dnssec]