Prof. Ing. Lukáš Sekanina, Ph.D.

TORRESEN Jim, BAKKE Jorgen W. and SEKANINA Lukáš. Efficient Image Filtering and Information Reduction in Reconfigurable Logic. In: Proc. of 2004 Norchip conference. Oslo: IEEE Computer Society Press, 2004, pp. 63-66. ISBN 0-7803-8510-1.
Publication language:english
Original title:Efficient Image Filtering and Information Reduction in Reconfigurable Logic
Title (cs):Účinná obrazová filtrace a informační redukce s využitím rekonfigurovatelné logiky
Proceedings:Proc. of 2004 Norchip conference
Conference:Norchip conference 2004
Place:Oslo, NO
Publisher:IEEE Computer Society Press
evolvable hardware, image processing, traffic sign
An automatic sign detection system could be important in enhancing traffic safety. Such a system would have to be able to provide high speed processing in its real-time environment. In this paper, we show how one of the time consuming parts of a speed limit detection algorithm can be implemented in reconfigurable logic to speed up the processing. Results indicate that the present system would be able to handle 12 images per second. IEEE Catalog Number: 04EX861
   author = {Jim Torresen and W. Jorgen Bakke and
	Luk{\'{a}}{\v{s}} Sekanina},
   title = {Efficient Image Filtering and Information
	Reduction in Reconfigurable Logic},
   pages = {63--66},
   booktitle = {Proc. of 2004 Norchip conference},
   year = 2004,
   location = {Oslo, NO},
   publisher = {IEEE Computer Society Press},
   ISBN = {0-7803-8510-1},
   language = {english},
   url = {}

Your IPv4 address:
Switch to https