Ing. Aleš Smrčka, Ph.D.

2010Smrčka, A., Vojnar, T.: Verification of Asynchronous and Parametrized Hardware Designs, Brno, CZ, FIT VUT, 2010, p. 115, ISBN 978-80-214-4214-6
 Smrčka, A.: Verification of Asynchronous and Parametrized Hardware Designs, Brno, CZ, UITS FIT VUT, 2010, p. 124
 Smrčka, A.: Verification of Asynchronous and Parametrized Hardware Designs, In: Information Sciences and Technologies Bulletin of the ACM Slovakia, Vol. 2, No. 2, 2010, Bratislava, SK, p. 60-69, ISSN 1338-1237
2008Smrčka, A., Vojnar, T.: Verifying Parametrised Hardware Designs Via Counter Automata, In: Hardware and Software, Verification and Testing, Heidelberg, DE, Springer, 2008, p. 51-68, ISSN 0302-9743
2007Smrčka, A., Řehák, V., Vojnar, T., Šafránek, D., Matoušek, P., Řehák, Z.: Verifying VHDL Design with Multiple Clocks in SMV, In: Formal Methods: Applications and Technology, Bonn, DE, Springer, 2007, p. 148-164, ISSN 0302-9743
2006Hlávka, P., Řehák, V., Smrčka, A., Šafránek, D., Šimeček, P., Vojnar, T.: Formal Verification of the CRC Algorithm Properties, In: MEMICS 2006 Second Doctoral Workshop on Mathematical and Engineering Methods in Computer Science, Mikulov, CZ, 2006, p. 55-62, ISBN 80-214-3287-X
 Smrčka, A., Řehák, V., Vojnar, T., Šafránek, D., Matoušek, P., Řehák, Z.: Verifying VHDL Design with Multiple Clocks in SMV, In: Proceedings of FMICS 2006, Bonn, DE, 2006, p. 140-155
 Smrčka, A.: High-level Modeling, Analysis and Verification of Programmable Hardware Design, Proceedings of the Junior Scientist Conference 2006, Vienna, AT, TUV, 2006, p. 93-94, ISBN 3-902463-05-8
2005Matoušek, P., Smrčka, A., Vojnar, T.: High-level Modelling, Analysis and Verification on FPGA-based Hardware Design, Brno, CZ, CESNET, 2005, p. 17
 Matoušek, P., Smrčka, A., Vojnar, T.: High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware Design, In: Correct Hardware Design and Verification Methods, Berlin, DE, Springer, 2005, p. 371-375, ISBN 978-3-540-29105-3, ISSN 0302-9743
 Smrčka, A.: Abstract Model Verification of the Lookup Processor, In: Proceedings of MOSIS'05, Ostrava, CZ, MARQ, 2005, p. 138-145, ISBN 80-86840-10-7
 Smrčka, A.: Towards Hardware Verification, In: Proceedings of the 11th Conference Student EEICT 2005, Brno, CZ, FIT VUT, 2005, p. 668-672, ISBN 978-80-214-2890-4

Show all publications

Your IPv4 address: 38.107.179.216
Switch to IPv6 connection

DNSSEC [dnssec]