Doc. Ing. Zdeněk Vašíček, Ph.D.

VAŠÍČEK Zdeněk and SEKANINA Lukáš. Evolutionary Approach to Approximate Digital Circuits Design. IEEE Transactions on Evolutionary Computation. 2015, vol. 19, no. 3, pp. 432-444. ISSN 1089-778X.
Publication language:english
Original title:Evolutionary Approach to Approximate Digital Circuits Design
Title (cs):Evoluční přístup k návrhu aproximačních číslicových obvodů
Pages:432-444
Place:US
Year:2015
Journal:IEEE Transactions on Evolutionary Computation, Vol. 19, No. 3, US
ISSN:1089-778X
URL:http://dx.doi.org/10.1109/TEVC.2014.2336175 [HTML]
Files: 
+Type +Name Title Size Last modified
iconTEVC2336175_web.pdf1,38 MB2014-10-24 21:05:26
^ Select all
With selected:
Keywords
Approximate computing, Cartesian genetic programming, digital circuits, population seeding
Annotation
In approximate computing, the requirement of perfect functional behavior can be relaxed because some applications are inherently error resilient. Approximate circuits, which fall into the approximate computing paradigm, are designed in such a way that they do not fully implement the logic behavior given by the specification and hence their accuracy can be exchanged for lower area, delay or power consumption.  In order to automate the design process, we propose to evolve approximate digital circuits which show a minimal error for a supplied amount of resources. The design process which is based on Cartesian Genetic Programming (CGP) can be repeated many times in order to obtain various tradeoffs between the accuracy and area. A heuristic seeding mechanism is introduced to CGP which allows for  improving not only the quality of evolved circuits, but also reducing the time of evolution. The efficiency of the proposed method is evaluated for the gate as well as the functional level evolution. In particular, approximate multipliers and median circuits which show very good parameters in comparison with other available implementations were constructed by means of the proposed method. 
BibTeX:
@ARTICLE{
   author = {Zden{\v{e}}k Va{\v{s}}{\'{i}}{\v{c}}ek and Luk{\'{a}}{\v{s}}
	Sekanina},
   title = {Evolutionary Approach to Approximate Digital Circuits Design},
   pages = {432--444},
   journal = {IEEE Transactions on Evolutionary Computation},
   volume = {19},
   number = {3},
   year = {2015},
   ISSN = {1089-778X},
   language = {english},
   url = {http://www.fit.vutbr.cz/research/view_pub.php.en.iso-8859-2?id=10406}
}

Your IPv4 address: 54.147.40.153
Switch to IPv6 connection

DNSSEC [dnssec]